|
|
Número de pieza | PCK9447 | |
Descripción | LVCMOS clock fan-out buffer | |
Fabricantes | NXP Semiconductors | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de PCK9447 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
No Preview Available ! www.DataSheet4U.com
PCK9447
3.3 V/2.5 V 1 : 9 LVCMOS clock fan-out buffer
Rev. 01 — 13 October 2005
Product data sheet
1. General description
The PCK9447 is a 3.3 V or 2.5 V compatible, 1 : 9 clock fan-out buffer targeted for high
performance clock tree applications. With output frequencies up to 350 MHz, and output
skews less than 150 ps, the device meets the needs of most demanding clock
applications.
The PCK9447 is specifically designed to distribute LVCMOS compatible clock signals up
to a frequency of 350 MHz. Each output provides a precise copy of the input signal with
near zero skew. The output buffers support driving of 50 Ω terminated transmission lines
on the incident edge: each is capable of driving either one parallel terminated or two
series terminated transmission lines.
Two selectable independent LVCMOS compatible clock inputs are available, providing
support of redundant clock source systems. The PCK9447 CLK_STOP control is
synchronous to the falling edge of the input clock. It allows the start and stop of the output
clock signal only in a logic LOW state, thus eliminating potential output runt pulses.
Applying the OE control will force the outputs into high-impedance mode.
All inputs have an internal pull-up or pull-down resistor preventing unused and open inputs
from floating. The device supports a 2.5 V or 3.3 V power supply and an ambient
temperature range of −40 °C to +85 °C. The PCK9447 is pin and function compatible but
performance-enhanced to the PCK947.
2. Features
s 9 LVCMOS compatible clock outputs
s 2 selectable, LVCMOS compatible inputs
s Maximum clock frequency of 350 MHz
s Maximum clock skew of 150 ps
s Synchronous output stop in logic LOW state eliminates output runt pulses
s High-impedance output control
s 3.3 V or 2.5 V power supply
s Drives up to 18 series terminated clock lines
s Tamb = −40 °C to +85 °C
s Available in LQFP32 package
s Supports clock distribution in networking, telecommunications and computer
applications
s Pin and function compatible to PCK947
1 page Philips Semiconductors
PCK9447
3.3 V/2.5 V 1 : 9 LVCMOS clock fan-out buffer
8.2 Static characteristics
Table 6: Static characteristics (3.3 V)
Tamb = −40 °C to +85 °C; VCC = 3.3 V ± 5 %
Symbol Parameter
VIH HIGH-state input voltage
VIL LOW-state input voltage
VOH HIGH-state output voltage
VOL LOW-state output voltage
Zo
II
Iq(max)
output impedance
input current
maximum quiescent current
Conditions
LVCMOS
LVCMOS
IOH = −24 mA
IOL = 24 mA
IOL = 12 mA
VI = VCC or GND
all VCC pins
Min
2.0
–0.3
[1] 2.4
-
-
-
[2] -
[3] -
Typ
-
-
-
-
-
17
-
-
Max Unit
VCC + 0.3 V
+0.8
V
-V
0.55 V
0.30 V
-Ω
±300
µA
2.0 mA
[1] The PCK9447is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated
transmission line to a termination voltage of VTT. Alternatively, the device drives up to two 50 Ω series terminated transmission lines
(VCC = 3.3 V).
[2] Inputs have pull-down or pull-up resistors affecting the input current.
[3] Iq(max) is the DC current consumption of the device with all outputs open and the input in its default state or open.
Table 7: Static characteristics (2.5 V)
Tamb = −40 °C to +85 °C; VCC = 2.5 V ± 5 %
Symbol Parameter
VIH HIGH-state input voltage
VIL LOW-state input voltage
VOH HIGH-state output voltage
VOL LOW-state output voltage
Zo output impedance
II input current
Iq(max)
maximum quiescent current
Conditions
LVCMOS
LVCMOS
IOH = −15 mA
IOL = 15 mA
VI = VCC or GND
all VCC pins
Min
1.7
−0.3
[1] 1.8
-
-
[2] -
[3] -
Typ
-
-
-
-
19
-
-
Max Unit
VCC + 0.3 V
+0.7
V
-V
0.6 V
-Ω
±300
µA
2.0 mA
[1] The PCK9447 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated
transmission line to a termination voltage of VTT. Alternatively, the device drives one 50 Ω series terminated transmission line per output
(VCC = 2.5 V).
[2] Inputs have pull-down or pull-up resistors affecting the input current.
[3] Iq(max) is the DC current consumption of the device with all outputs open and the input in its default state or open.
9397 750 12522
Product data sheet
Rev. 01 — 13 October 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
5 of 17
5 Page Philips Semiconductors
10. Test information
PCK9447
3.3 V/2.5 V 1 : 9 LVCMOS clock fan-out buffer
PULSE
GENERATOR
Z = 50 Ω
Zo = 50 Ω
RT = 50 Ω
PCK9447
D.U.T.
Zo = 50 Ω
RT = 50 Ω
VTT VTT
002aab287
Fig 14. CCLK AC test reference for VCC = 3.3 V and VCC = 2.5 V
9397 750 12522
Product data sheet
Rev. 01 — 13 October 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
11 of 17
11 Page |
Páginas | Total 17 Páginas | |
PDF Descargar | [ Datasheet PCK9447.PDF ] |
Número de pieza | Descripción | Fabricantes |
PCK9446 | LVCMOS clock fan-out buffer | NXP Semiconductors |
PCK9447 | LVCMOS clock fan-out buffer | NXP Semiconductors |
PCK9448 | LVCMOS 1 : 12 clock fan-out buffer | NXP Semiconductors |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |