|
|
Número de pieza | IDTQS742374T | |
Descripción | HIGH-SPEED CMOS BUS INTERFACE 8-BIT REGISTER | |
Fabricantes | IDT | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de IDTQS742374T (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
No Preview Available ! www.DataSheet4U.com
IDTQS74FCT2374T/AT/CT
HIGH-SPEED CMOS BUS INTERFACE 8-BIT REGISTER
HIGH-SPEED CMOS
BUS INTERFACE
8-BIT REGISTER
INDUSTRIAL TEMPERATURE RANGE
IDTQS74FCT2374T/AT/CT
FEATURES:
• CMOS power levels: <7.5mW static
• Undershoot clamp diodes on all outputs
• True TTL input and output compatibility
• Ground bounce controlled outputs
• Reduced output swing of 0 to 3.5V
• Built-in 25Ω series resistor outputs reduce reflection and other
system noise
• Std., A and C speed grades with 5.2ns tPD for C
• IOL = 12mA
• Available in SOIC package
DESCRIPTION:
The IDTQS74FCT2374T is a high-speed CMOS TTL-compatible 8-bit
register with a buffered common clock and a buffered output enable control.
The IDTQS74FCT2374T has a 25Ω resistor output that is useful for driving
transmission lines and reducing system noise. The FCT2374 is a non-
inverting device. All inputs have clamp diodes for undershoot noise suppres-
sion. All outputs have ground bounce suppression. Outputs will not load
an active bus when Vcc is removed from the device.
FUNCTIONAL BLOCK DIAGRAM
Dx
CP 11
OE 1
DQ
CP
25Ω
Ox
INDUSTRIAL TEMPERATURE RANGE
c 2004 Integrated Device Technology, Inc.
1
JANUARY 2004
DSC-5407/5
1 page IDTQS74FCT2374T/AT/CT
HIGH-SPEED CMOS BUS INTERFACE 8-BIT REGISTER
TEST CIRCUITS AND WAVEFORMS
INDUSTRIAL TEMPERATURE RANGE
VCC 7.0V
VIN
Pulse
Generator
VOUT
D.U.T.
50pF
RT CL
500Ω
500Ω
FCTL Link
Test Circuits for All Outputs
SWITCH POSITION
Test
Open Drain
Disable Low
Enable Low
All Other Tests
Switch
Closed
Open
DEFINITIONS:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
DATA
INPUT
TIMING
INPUT
ASYNCHRONOUS CONTROL
PRESET
CLEAR
ETC.
SYNCHRONOUS CONTROL
PRESET
CLEAR
CLOCK ENABLE
ETC.
tSU
tSU
tH
tREM
tH
Set-Up, Hold, and Release Times
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
FCTL Link
LOW-HIGH-LOW
PULSE
HIGH-LOW-HIGH
PULSE
tW
Pulse Width
1.5V
1.5V
FCTL Link
SAME PHASE
INPUT TRANSITION
OUTPUT
OPPOSITE PHASE
INPUT TRANSITION
tPLH
tPLH
tPHL
tPHL
Propagation Delay
3V
1.5V
0V
VOH
1.5V
VOL
3V
1.5V
0V
FCTL Link
CONTROL
INPUT
OUTPUT
NORMALLY
LOW
OUTPUT
NORMALLY
HIGH
ENABLE
DISABLE
3V
1.5V
tPZL
SWITCH
CLOSED
tPZH
SWITCH
OPEN
0V
tPLZ
3.5V
3.5V
1.5V
tPHZ
0.3V VOL
1.5V
0.3V VOH
0V 0V
FCTL Link
Enable and Disable Times
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.
5
5 Page |
Páginas | Total 6 Páginas | |
PDF Descargar | [ Datasheet IDTQS742374T.PDF ] |
Número de pieza | Descripción | Fabricantes |
IDTQS742374AT | HIGH-SPEED CMOS BUS INTERFACE 8-BIT REGISTER | IDT |
IDTQS742374CT | HIGH-SPEED CMOS BUS INTERFACE 8-BIT REGISTER | IDT |
IDTQS742374T | HIGH-SPEED CMOS BUS INTERFACE 8-BIT REGISTER | IDT |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |