DataSheet.es    


PDF OXMPCI952 Data sheet ( Hoja de datos )

Número de pieza OXMPCI952
Descripción Integrated High Performance Dual UARTs
Fabricantes Oxford Semiconductor 
Logotipo Oxford Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de OXMPCI952 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! OXMPCI952 Hoja de datos, Descripción, Manual

www.DataSheet4U.com
FEATURES
Dual 16C950 High performance UART channels
8-bit Pass-through Local Bus (PCI Bridge)
IEEE1284 Compliant SPP/EPP/ECP parallel port (with
external transceiver)
Efficient 32-bit, 33MHz, Multi-function target-only PCI
controller, fully compliant to PCI Local Bus specification 3.0,
and PCI Power Management Specification 1.1
PCI and miniPCI Modes (with CLKRUN# and PME#
generation in the D3cold state, in miniPCI mode)
UARTs fully software compatible with 16C550-type devices.
UART operation up to 60 MHz via external clock source. Up
to 20MHz with the crystal oscillator.
Baud rates up to 60Mbps in external 1x clock mode and
15Mbps in asynchronous mode.
128-byte deep FIFO per transmitter and receiver
Flexible clock prescaler, from 1 to 31.875
Automated in-band flow control using programmable
Xon/Xoff in both directions
Automated out-of-band flow control using CTS#/RTS#
and/or DSR#/DTR#
DESCRIPTION
The OXmPCI952 is a single chip solution for PCI and mini-
PCI based serial and parallel expansion add-in cards. It is
a dual function PCI device, where function 0 offers two
ultra-high performance OX16C950 UARTs, and function 1
is configurable either as an 8-bit Local Bus or a bi-
directional parallel port.
Each UART channel in the OXmPCI952 is the fastest
available PC-compatible UART, offering data rates up to
15Mbps and 128-byte deep transmitter and receiver FIFOs.
The deep FIFOs reduce CPU overhead and allow
utilisation of higher data rates. Each UART channel is
software compatible with the widely used industry-standard
16C550 devices (and compatibles), as well as the
OX16C95x family of high performance UARTs. In addition
to increased performance and FIFO size, the UARTs also
provide the full set of OX16C95x enhanced features
including automated in-band flow control, readable FIFO
levels etc.
To enhance device driver efficiency and reduce interrupt
latency, internal UARTs have multi-port features such as
shadowed FIFO fill levels, a global interrupt source register
and Good-Data Status, readable in four adjacent DWORD
OXmPCI952 DATA SHEET
Integrated High Performance Dual UARTs,
8-bit Local Bus/Parallel Port.
3.3v PCI/miniPCI interface.
Arbitrary trigger levels for receiver and transmitter FIFO
interrupts and automatic in-band and out-of-band flow
control
Infra-red (IrDA) receiver and transmitter operation
9-bit data framing, as well as 5,6,7 and 8 bits
Detection of bad data in the receiver FIFO
Global Interrupt Status and readable FIFO levels to facilitate
implementation of efficient device drivers.
Local registers to provide status/control of device functions.
11 multi-purpose I/O pins, which can be configured as input
interrupt pins or ‘wake-up’.
Auto-detection of a wide range of MicrowireTM compatible
EEPROMs, to configure device parameters.
Function access, to pre-configure each function prior to
handover to generic device drivers.
Operation via IO or memory mapping.
3.3V operation (5v tolerance on selected I/Os)
Extended Operating Temp. Range : -40C to 105C
160-pin LQFP/176-pin BGA package
registers visible to logical functions in I/O space and
memory space.
Expansion of serial cards beyond two channels is possible
using the 8-bit pass-through Local Bus function. The
addressable space can be increased up to 256 bytes, and
divided into four chip-select regions. This flexible
expansion scheme caters for cards with up to 18 serial
ports using external 16C950, 16C952, 16C954 or
compatible devices, or composite applications such as
combined serial and parallel port expansion cards.
The parallel port is an IEEE 1284 compliant SPP/EPP/
ECP parallel port that fully supports the existing Centronics
interface. The parallel port can be enabled in place of the
Local Bus. An external bus transceiver is required for 5V
parallel port operation.
The configuration register values are programmed using an
external MicrowireTM compatible serial EEPROM. This
EEPROM can also be used to provide function access, to
pre-configure each UART into enhanced modes or pre-
configure devices on the local bus/parallel port, prior to any
PCI configuration accesses and before control is handed to
(generic) device drivers.
Oxford Semiconductor Ltd.
External—Free Release
© Oxford Semiconductor 2005
25 Milton Park, Abingdon, Oxon, OX14 4SH, UK
OXmPCI952 DataSheet DS-0020 – June 2005
Tel: +44 (0)1235 824900 Fax: +44(0)1235 821141

1 page




OXMPCI952 pdf
OXFORD SEMICONDUCTOR LTD.
OXmPCI952
8.3.7
8.3.8
8.3.9
8.3.10
8.3.11
ECP DATA FIFO ........................................................................................................................................................... 76
TEST FIFO .................................................................................................................................................................... 76
CONFIGURATION A REGISTER ................................................................................................................................. 76
CONFIGURATION B REGISTER ................................................................................................................................. 76
EXTENDED CONTROL REGISTER ‘ECR’................................................................................................................... 77
9 SERIAL EEPROM................................................................................................................................ 78
9.1 SPECIFICATION ............................................................................................................................................................... 78
9.1.1 ZONE 0: HEADER ........................................................................................................................................................ 79
9.1.2 ZONE 1: LOCAL CONFIGURATION REGISTERS....................................................................................................... 80
9.1.3 ZONE 2: IDENTIFICATION REGISTERS ..................................................................................................................... 81
9.1.4 ZONE 3: PCI CONFIGURATION REGISTERS ............................................................................................................ 81
9.1.5 ZONE 4 : POWER MANAGEMENT DATA (AND DATA_SCALE ZONE) ............................................................. 82
9.1.6 ZONE 5 : FUNCTION ACCESS .................................................................................................................................... 82
9.1.7 MINIMUM PROGRAMMING REQUIREMENTS. .......................................................................................................... 83
10 OPERATING CONDITIONS ............................................................................................................. 84
10.1 DC ELECTRICAL CHARACTERISTICS .......................................................................................................................... 84
11 AC ELECTRICAL CHARACTERISTICS.......................................................................................... 86
11.1 PCI BUS ............................................................................................................................................................................ 86
11.2 LOCAL BUS...................................................................................................................................................................... 86
11.3 SERIAL PORTS ................................................................................................................................................................ 88
12 TIMING WAVEFORMS..................................................................................................................... 89
13 PACKAGE INFORMATION............................................................................................................ 104
13.1 160-PIN LQFP PACKAGE .............................................................................................................................................. 104
13.2 176-PIN BGA PACKAGE................................................................................................................................................ 105
14 ORDERING INFORMATION .......................................................................................................... 106
DS-0020 Jun 05
Page 5

5 Page





OXMPCI952 arduino
OXFORD SEMICONDUCTOR LTD.
OXmPCI952
Serial port pins
Mode 0, Mode 1
59, 52
58, 53
60, 51
61, 50
67, 48
64
63
Dir1 Name
O(h) DTR[1:0]#
Description
Active-low modem data-terminal-ready output. If automated
DTR# flow control is enabled, the DTR# pin is asserted and
deasserted if the receiver FIFO reaches or falls below the
programmed thresholds, respectively.
O(h) 485_En[1:0]
In RS485 half-duplex mode, the DTR# pin may be
programmed to reflect the state of the transmitter empty bit to
automatically control the direction of the RS485 transceiver
buffer (see register ACR[4:3])
O(h) Tx_Clk_Out[1:0] Transmitter 1x clock (baud rate generator output). For
isochronous applications, the 1x (or Nx) transmitter clock
may be asserted on the DTR# pins (see register CKS[5:4])
O(h) RTS[1:0]#
Active-low modem request-to-send output. If automated
RTS# flow control is enabled, the RTS# pin is deasserted
and reasserted whenever the receiver FIFO reaches or falls
below the programmed thresholds, respectively.
I(h) CTS[1:0]#
Active-low modem clear-to-send input. If automated CTS#
flow control is enabled, upon deassertion of the CTS# pin,
the transmitter will complete the current character and enter
the idle mode until the CTS# pin is reasserted. Note: flow
control characters are transmitted regardless of the state of
the CTS# pin.
I(h) DSR[1:0]#
Active-low modem data-set-ready input. If automated DSR#
flow control is enabled, upon deassertion of the DSR# pin,
the transmitter will complete the current character and enter
the idle mode until the DSR# pin is reasserted. Note: flow
control characters are transmitted regardless of the state of
the DSR# pin
I(h) Rx_Clk_In[1:0] External receiver clock for isochronous applications. The
Rx_Clk_In is selected when CKS[1:0] = ‘01’.
I(h) RI[1:0]#
Active-low modem Ring-Indicator input
I(h) Tx_Clk_In[1:0] External transmitter clock. This clock can be used by the
transmitter (and indirectly by the receiver) when CKS[6]=’1’.
O XTLO
Crystal oscillator output
I XTLI
Crystal oscillator input up to 20MHz. External clock pin up to
60MHz.
DS-0020 Jun 05
Page 11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet OXMPCI952.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
OXMPCI952Integrated High Performance Dual UARTsOxford Semiconductor
Oxford Semiconductor
OXMPCI954Integrated High Performance Quad UARTsOxford Semiconductor
Oxford Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar