|
|
PDF IMIFS791 Data sheet ( Hoja de datos )
| Número de pieza | IMIFS791 | |
| Descripción | (IMIFS791/92/94) Low EMI Spectrum Spread Clock | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de IMIFS791 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
92/94
www.DataSheet4U.com
FS791/92/94
Features
• Spread Spectrum Clock Generator (SSCG) with 1x, 2x
and 4x outputs
• 80- to 140-MHz operating frequency range
• Modulates external clocks including crystals, crystal
oscillators, and ceramic resonators
• Programmable modulation with simple R-C external
loop filter (LF)
• Center spread modulation
• 3–5 Volt power supply
• TTL/CMOS compatible outputs
• Low short-term jitter
• Low Power Dissipation;
— 3.3 VDC = 73 mW—typical
— 5.0 VDC = 225 mW—typical
• Available in 8-pin SOIC package
.
Low EMI Spectrum Spread Clock
Applications
• Desktop/Notebook computers
• VGA, XGA, and SXGA LCD displays
• High-speed printers and copiers
• CD-ROM, VCD, and DVD
• Embedded systems
• Networking, LAN/WAN
• Modems
Benefits
• Programmable EMI reduction
• Fast time-to-market
• Lower cost of compliance
• No degradation in Rise/Fall time
• Lower component and PCB layer count
Block Diagram
Xin
1
10 pF.
Xout
2
10 pF.
VDD
8
Power Contol
Logic
Reference
Divider
Modulation
Control
Input Control
Loop Filter 4
Phase
Detector
10 pF.
VCO
VCO / N
Counter
and
Mux
5
VSS
37
S1 S0
Pin Configuration
Xin
Xout
S1
LF
18
2 FS79x 7
36
45
VDD
S0
FSOUT
VSS
FSOUT
6
www.DataSheet4U.com
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-07343 Rev *A
Revised December 28, 2002
1 page  
www.DataSheet4U.com
SSCG Theory of Operation
FS791/92/94
+ .5%
1.0% Xin
Total
- .5%
TIME (microseconds)
Figure 2. Frequency Profile in Time Domain
The FS791/2/4 devices are Phase-Locked Loop (PLL) type
clock generators using Direct Digital Synthesis (DDS). By pre-
cisely controlling the bandwidth of the output clock, the
FS791/792/794 products become Low EMI clock generators.
The theory and detailed operation of these products will be
discussed in the following sections.
EMI
All clocks generate unwanted energy in their harmonics. Con-
ventional digital clocks are square waves with a duty cycle that
is very close to 50%. Because of the 50/50 duty cycle, digital
clocks generate most of their harmonic energy in the odd har-
monics, i.e.; 3rd, 5th, 7th etc. It is possible to reduce the amount
of energy contained in the fundamental and harmonics by in-
creasing the bandwidth of the fundamental clock frequency.
Conventional digital clocks have a very high Q factor, which
means that all of the energy at that frequency is concentrated
in a very narrow bandwidth, consequently, higher energy
peaks. Regulatory agencies test electronic equipment by the
amount of peak energy radiated from the equipment. By re-
ducing the peak energy at the fundamental and harmonic fre-
quencies, the equipment under test is able to satisfy agency
requirements for Electro-Magnetic Interference (EMI). Con-
ventional methods of reducing EMI have been to use shield-
ing, filtering, multi-layer PCBs etc. The FS791/2/4 products
use the approach of reducing the peak energy in the clock by
increasing the clock bandwidth, and lowering the Q of the
clock.
SSCG
The FS791/2/4 products use a unique method of modulating
the clock over a very narrow bandwidth and controlled rate of
change, both peak-to-peak and cycle-to-cycle. The FS79x
www.DataSheet4U.com
products take a narrow band digital reference clock in the
range 80–140 MHz and produce a clock that sweeps between
a controlled start and stop frequency and precise rate of
change. To understand what happens to an SSCG clock, con-
sider that we have a 100-MHz clock with a 50% duty cycle.
From a 100-MHz clock we know the following;
Clock Frequency = fc = 100 MHz
Clock Period = Tc =1/100 MHz = 10 ns
50%
50%
Figure 3. Unmodulated Clock
Consider that this 100-MHz clock is applied to the Xin input of
the FS79x, either as an externally driven clock or as the result
of a parallel resonant crystal connected to pins 1 and 2 of the
FS79x. Also consider that the products are operating from a
5-volt DC power supply and the loop filter is set for a total
bandwidth spread of 2%. Refer to Table 5 on page 4.
From the above parameters, the output clock at FSOUT will
be sweeping symmetrically around a center frequency of
100 MHz.
The minimum and maximum extremes of this clock will be
+1.0 MHz and –1.0 MHz. So, we have a clock that is sweeping
from 99.0 MHz to 101.0 MHz and back again. If we were to
look at this clock on a spectrum analyzer we would see the
picture in Figure 4. Keep in mind that this is a drawing of a
perfect clock with no noise.
Document #: 38-07343 Rev *A
Page 5 of 9
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet IMIFS791.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| IMIFS791 | (IMIFS791/92/94) Low EMI Spectrum Spread Clock | Cypress Semiconductor |
| IMIFS792 | (IMIFS791/92/94) Low EMI Spectrum Spread Clock | Cypress Semiconductor |
| IMIFS794 | (IMIFS791/92/94) Low EMI Spectrum Spread Clock | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |