|
|
PDF THC63LVDF84B Data sheet ( Hoja de datos )
| Número de pieza | THC63LVDF84B | |
| Descripción | (THC63LVDF64B / THC63LVDF84B) LVDS Color Host-LCD Panel Interface Receiver | |
| Fabricantes | THine Electronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de THC63LVDF84B (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
THC63LVDF84B/THC63LVDF64B_Rev2.0
THC63LVDF84B/THC63LVDF64B
LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER
General Description
The THC63LVDF84B/THC63LVDF64B receiver sup-
ports wide VCC range(2.5~3.6V). At single 2.5V sup-
ply, the THC63LVDF84B/THC63LVDF64B reduces
EMI and power consumption.
The THC63LVDF84B receiver convert the four
LVDS(Low Voltage Differential Signaling) data streams
back into 28bits of CMOS/TTL data with falling edge
clock.
At a transmit clock frequency of 85MHz, 28bits of RGB
data and 4bits of LCD timing and control data
(HSYNC, VSYNC, CNTL1, CNTL2) are transmitted at
a rate of 2.3Gbps.
Also the THC63LVDF64B receiver convert the three
LVDS data streams back into 21bits of CMOS/TTL data
with falling edge clock.
At a transmit clock frequency of 85MHz, 21bits of RGB
data and 4bits of LCD timing and control data
(HSYNC, VSYNC, CNTL1, CNTL2) are transmitted at
a rate of 1.78Gbps.
Features
• Wide VCC range: 2.5~3.6V
• Wide dot clock range: 20-85MHz suited for VGA,
SVGA, XGA and SXGA (VCC=3.0~3.6V)
• Wide dot clock range: 20-70MHz suited for VGA,
SVGA, XGA and SXGA (VCC=2.5V~3.6V)
• PLL requires No external components
• Rx power consumption < 80mW @VCC 2.5V,
65MHz Grayscale
• Power-Down Mode
• Low profile 56 Lead or 48 Lead TSSOP Package
• Pin compatible with THC63LVDF84A/F64A
Block Diagram
RA +/-
DATA
(LVDS)
RB +/-
RC +/-
RD +/-
THC63LVDF84B
CMOS/TTL
OUTPUT
7 RA0-6
7 RB0-6
7 RC0-6
7 RD0-6
RA +/-
DATA
(LVDS)
RB +/-
RC +/-
THC63LVDF64B
CMOS/TTL
OUTPUT
7 RA0-6
7 RB0-6
7 RC0-6
CLOCK
(LVDS)
RCLK +/-
20 to 85MHz
PLL
RECEIVER
CLOCK OUT
(20 to 85MHz)
CLOCK
(LVDS)
RCLK +/-
20 to 85MHz
/PDWN
RECEIVER
PLL CLOCK OUT
(20 to 85MHz)
/PDWN
(140-595Mbit/On Each LVDS Channel)
www.DataSheet4U.com
Copyright 2001-2003 THine Electronics, Inc. All rights reserved
1
THine Electronics, Inc.
1 page  
www.DataSheet4U.com
THC63LVDF84B/THC63LVDF64B _Rev2.0
Supply Current
Symbol
Parameter
IRCCG
Receiver Supply Current
16Grayscale Pattern
IRCCW
Receiver Supply Current
Worst Case Pattern
IRCCS
Receiver Power Down
Supply Current
VCC = 2.5V ~ 3.6V, Ta = -10 °C ~ +70 °C
Condition(*)
Typ. Max. Units
CL=8pF, VCC=3.3V
f = 65MHz
f = 85MHz
41 53 mA
52 64 mA
CL=8pF, VCC=2.5V
CL=8pF, VCC=3.3V
f = 65MHz
f = 65MHz
f = 85MHz
30 42 mA
72 94 mA
84 96 mA
CL=8pF, VCC=2.5V
f = 65MHz
42 64 mA
/PDWN = L
10 µA
16 Gray Scale Pattern
CLKIN
Rx0
Rx1
Rx2
Rx3
Rx4
Rx5
Rx6
Worst Case Pattern
CLKIN
EVEN RxIN
ODD RxIN
www.DataSheet4U.com
Copyright 2001-2003 THine Electronics, Inc. All rights reserved
5
THine Electronics, Inc.
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet THC63LVDF84B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| THC63LVDF84B | (THC63LVDF64B / THC63LVDF84B) LVDS Color Host-LCD Panel Interface Receiver | THine Electronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |