|
|
PDF CA3282 Data sheet ( Hoja de datos )
| Número de pieza | CA3282 | |
| Descripción | Octal Low Side Power Driver with Serial Bus Control | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CA3282 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
TM CA3282
June 1998
Octal Low Side Power Driver
with Serial Bus Control
Features
Description
• Output Current Drive Capability
The CA3282 is a logic controlled, eight channel octal power
- All Outputs ON, Equal . . . . . . . . . . . . . . 0.625A Each
- Per Output Individually . . . . . . . . . . . . . . . . . 1A Each
- Maximum Total of Outputs ON . . . . . . . . . . . . . . . . 5A
driven. The serial peripheral interface (SPI) utilized by the
CA3282 is a serial synchronous bus compatible with Intersil
CDP68HC05, or equivalent, microcomputers. As shown in
the Block Diagram for the CA3282 each of the open drain
• High Voltage Power BiMOS Outputs
- 8 Open Drain NDMOS Drivers
m- Individual Output Latch
- Over-Current Limit Protection . . . . . . . . . . . . . 1.05A
o- Over-Voltage Clamp Protection . . . . . . . . . . . . . . 30V
.c• High Speed CMOS Logic Control
- Low Quiescent IDD Current . . . . . . . . . . . . . . . . . 5mA
U- SPI Bus Controlled Interface
- Individual Fault Unlatch and Feedback
t4- Common Reset Line
• Operating Temperature Range . . . . . . . -40oC to 125oC
eeApplications
h• Automotive and Industrial Systems
• Solenoids, Relays and Lamp Drivers
S• Logic and µP Controlled Drivers
ta• Robotic Controls
NDMOS output drivers has individual protection for over-
voltage and over-current. Each output channel has separate
output latch control with fault unlatch and diagnostic feed-
back. Under normal ON conditions, each output driver is in a
low, saturation state. Comparators in the diagnostic circuitry
monitor the output drivers to determine if an out of saturation
condition exists. If a comparator senses a fault, the respec-
tive output driver is unlatched. In addition, over current pro-
tection is provided with current limiting in each output,
independent of the diagnostic feedback loop.
The CA3282 is fabricated in a Power BiMOS IC process, and is
intended for use in automotive and other applications having a
wide range of temperature and electrical stress conditions. It is
particularly suited for driving lamps, relays, and solenoids in
applications where low operating power, high breakdown volt-
age, and high output current at high temperatures is required.
The CA3282 is supplied in 15 lead plastic SIP package with
lead forms for either vertical or surface mount.
Ordering Information
PART
NUMBER
TEMP.
RANGE(oC)
PACKAGE AND
LEAD FORM
PKG
NO.
a CA3282AS1
.D CA3282AS2
-40 to 125
-40 to 125
15 Ld Plastic SIP
Staggered Vertical
15 Ld Plastic SIP
Surface Mount
Z15.05A
Z15.05B
wPinout
ww U.comNOTE:
t4HEAT SINK TAB
INTERNALLY
eCONNECTED TO
.DataSheGROUND (VSS)
CA3282 (SIP)
TOP VIEW
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Block Diagram
OUTPUT #0
(1 OF 8)
OUTPUT 4
OUTPUT 5
OUTPUT 6
OUTPUT 7
RESET
VDD
MISO
VSS
MOSI
SCK
CE
OUTPUT 0
OUTPUT 1
OUTPUT 2
OUTPUT 3
MOSI
SCK
MISO
CE
RESET
SHIFT
REGISTER
OUTPUT
LATCH
CURRENT
LIMIT
CONTROL
LOGIC
DIAGNOSTIC
CIRCUITRY
TO DRIVERS
1 THRU 7
wwCAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
w1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.
File Number 2767.6
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
1
1 page  
CA3282
sensed by an out of saturation condition. A high on CE
forces MISO to a high impedance state. Also, when CE is
high, the octal driver ignores the SCK and MOSI signals.
SCK, MISO, MOSI - See Serial Peripheral Interface (SPI)
section in this data sheet.
VDD and VSS (GND) - Positive and negative power supply
lines.
Serial Peripheral Interface (SPI)
The Serial Peripheral Interface (SPI) utilized by the CA3282
is a serial synchronous bus for control and data transfers.
The Clock (SCK), which is generated by the microcomputer,
is active only during data transfers. In systems using
CDP68HC05 family microcomputers, the inactive clock
polarity is determined by the CPOL bit in the microcom-
puter’s control register. The CPOL bit is used in conjunction
with the clock phase bit, CPHA to produce the desired clock
data relationship between the microcomputer and octal
driver. The CPHA bit in general selects the clock edge which
captures data and allows it to change states. For the
CA3282, the CPOL bit must be set to a logic zero and the
CPHA bit to a logic one. Configured in this manner, MISO
(output) data will appear with every rising edge SCK, and
MOSI (input) data will be latched into the shift register with
every falling edge of SCK. Also, the steady state value of the
inactive serial clock, SCK, will be at a low level. Timing dia-
grams for the serial peripheral interface are shown in Figure 1.
SPI Signal Descriptions
MOSI (Master Out/Slave In) - Serial data input. Data bytes
are shifted in at this pin, most significant bit (MSB) first. The
data is passed directly to the shift register which in turn con-
trols the latches and output drivers. A logic “0” on this pin will
program the corresponding output to be ON, and a logic “1”
will turn it OFF.
MISO (Master In/Slave Out) - Serial data output. Data bytes
are shifted out at this pin, most significant bit (MSB) first.
This pin is the serial output from the shift register and is
three stated when CE is high. A high for a data bit on this pin
indicates that the corresponding output is high. A low on this
pin for a data bit indicates that the output is low. Comparing
the serial output bits with the previous input bits, the micro-
computer implements the diagnostic data supplied by the
CA3282.
Serial Peripheral Interface (SPI) protocol. Each channel is
independently controlled by an output latch and a common
RESET line that disables all eight outputs. Byte timing with
asynchronous reset is shown in Figure 4. The circuit
receives 8-bit serial data by means of the serial input
(MOSI), and stores this data in an internal register to control
the output drivers. The serial output (MISO) provides 8-bit
diagnostic data representing the voltage level at the driver
output. This allows the microcomputer to diagnose the con-
dition at the output drivers. The device is selected when the
chip enable (CE) line is low. When (CE) is high, the device is
deselected and the serial output (MISO) is placed in a three-
state mode. The device shifts serial data on the rising edge
of the serial clock (SCK), and latches data on the falling
edge. On the rising edge of chip enable (CE), new input data
from the shift register is latched in the output drivers. The
falling edge of chip enable (CE) transfers the output drivers
fault information back to the shift register. The output drivers
have low ON voltage at rated current, and are monitored by
a comparator for an out of saturation condition, in which
case the output driver with the fault becomes unlatched and
diagnostic data is sent to the microcomputer via the MISO
line. A typical microcomputer interface circuit is shown in
Figure 2. Also, the CA3282 may be cascaded with another
CA3282 octal driver.
Shift Register
The shift register has both serial and parallel inputs and out-
puts. Serial output and input data are simultaneously trans-
ferred to and from the SPI bus. The parallel outputs are
latched into the output latch in the CA3282 at the end of a
data transfer. The parallel inputs jam diagnostic data into the
shift register at the beginning of a data transfer cycle.
CDP68HC05C4
MICROCOMPUTER
PORT
MOSI
MISO
SCK
RESET
CA3282
CE
MOSI
MISO
SCK
RESET
SCK - Serial clock input. This signal clocks the shift register
SCK and new MOSI (input) data will be latched into the shift
register on every falling edge of SCK. The SCK phase bit,
CPHA, and polarity bit, CPOL, must be set to 1 and 0,
respectively in the microcomputer’s control register.
FIGURE 3. TYPICAL MICROCOMPUTER INTERFACE WITH
THE CA3282
Output Latch
Functional Descriptions
The CA3282 is a low operating power, high voltage, high
current, octal power driver featuring eight channels of open
drain NDMOS output drivers. The drivers have low satura-
tion voltage and output short circuit protection, suited for
driving resistive or inductive loads such as lamps, relays and
solenoids. Data is transmitted to the device serially using the
The output latch holds input data from the shift register
which is used to activate the outputs. The latch circuit may
be cleared by a fault condition (to protect the overloaded out-
puts), or by the RESET signal.
5
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet CA3282.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CA3280 | Dual 9MHz Operational Transconductance Amplifier (OTA) | Intersil Corporation |
| CA3280A | Dual 9MHz Operational Transconductance Amplifier (OTA) | Intersil Corporation |
| CA3282 | Octal Low Side Power Driver with Serial Bus Control | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |