DataSheet.es    


PDF ICS9250-14 Data sheet ( Hoja de datos )

Número de pieza ICS9250-14
Descripción Frequency Generator & Integrated Buffers for Celeron & PII/III
Fabricantes Integrated Circuit Systems 
Logotipo Integrated Circuit Systems Logotipo



Hay una vista previa y un enlace de descarga de ICS9250-14 (archivo pdf) en la parte inferior de esta página.


Total 13 Páginas

No Preview Available ! ICS9250-14 Hoja de datos, Descripción, Manual

Integrated
Circuit
Systems, Inc.
ICS9250 - 14
Preliminary Product Preview
Frequency Timing Generator for Pentium II Systems
General Description
The ICS9250-14 is a single chip clock for Intel Pentium II.
It provides all necessary clock signals for such a system.
Spread spectrum may be enabled through I2C programming.
Spread spectrum typically reduces EMI by 8dB to 10 dB.
This simplifies EMI qualification without resorting to board
design iterations or costly shielding. The ICS9250-14
employs a proprietary closed loop design, which tightly
controls the percentage of spreading over process and
temperature variations.
Block Diagram
Features
• Generates the following system clocks:
- 2 - CPUs @ 2.5V, up to 150MHz.
- 1 - IOAPIC @ 2.5V, PCI or PCI/2MHz.
- 13 SDRAMs (3.3V) @ 150MHz.
- 2 - 3V66 @ 3.3V, 2x PCIMHz.
- 8 - PCIs @ 3.3V.
- 1 - 48MHz, @ 3.3V fixed.
- 2 - REF @ 3.3V, 14.318Hz.
- 1 - 24MHz, @ 3.3V fixed.
• Supports spread spectrum modulation ,
± .25% center spread.
• I2C support for power management
• Efficient power management scheme through PD#
• Uses external 14.138 MHz crystal
Skew Specifications
• CPU – CPU: <175ps
• SDRAM - SDRAM: < 250ps
• 3V66 – 3V66: <250ps
• PCI – PCI: <500ps
• CPU-SDRAM<500ps
• CPU(early)-PCI: MIN=1.0ns,TYP=2.0,MAX=4.0
• CPU-3V66<500ps
• 3V66(early)-PCI: MIN=1.5ns,TYP=2.0,MAX=4.0
• IOAPIC-PCI<500ps
Pin Configuration
Power Groups
GNDREF,VDDREF = REF, Crystal
GND3V66,VDD3V66=3V66
GNDPCI, VDDPCI = PCICLKs
GNDCOR,VDDCOR=PLLCORE
GND48, VDD48 = 48
GNDSDR, VDDSDR = SDRAM
GNDLCPU, VDDLCPU = CPUCLK
GNDLPCI, VDDLAPIC = IOAPIC
Pentium II is a trademark of Intel Corporation
I2C is a trademark of Philips Corporation
9250-14 Rev A 2/5/00
56-Pin 300 mil SSOP
1. These pins will have 2X drive strength.
* 120K ohm pull-up to VDD on indicated inputs.
PRODUCT PREVIEW documents contain information on new
products in the sampling or preproduction phase of development.
Characteristic data and other specifications are subject to change
without notice.

1 page




ICS9250-14 pdf
ICS9250 - 14
Preliminary Product Preview
General I2C serial interface information
The information in this section assumes familiarity with I2C programming.
For more information, contact ICS for an I2C programming application note.
How to Write:
• Controller (host) sends a start bit.
• Controller (host) sends the write address D2 (H)
• ICS clock will acknowledge
• Controller (host) sends a dummy command code
• ICS clock will acknowledge
• Controller (host) sends a dummy byte count
• ICS clock will acknowledge
• Controller (host) starts sending first byte (Byte 0)
through byte 5
• ICS clock will acknowledge each byte one at a time.
• Controller (host) sends a Stop bit
How to Read:
• Controller (host) will send start bit.
• Controller (host) sends the read address D3 (H)
• ICS clock will acknowledge
• ICS clock will send the byte count
• Controller (host) acknowledges
• ICS clock sends first byte (Byte 0) through byte 5
• Controller (host) will need to acknowledge each byte
• Controller (host) will send a stop bit
How to Write:
Controller (Host)
Start Bit
Address
D2(H)
Dummy Command Code
Dummy Byte Count
Byte 0
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
Stop Bit
ICS (Slave/Receiver)
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
How to Read:
Controller (Host)
Start Bit
Address
D3(H)
ACK
ACK
ACK
ACK
ACK
ACK
ACK
Stop Bit
ICS (Slave/Receiver)
ACK
Byte Count
Byte 0
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
Notes:
1. The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for verification.
Read-Back will support Intel PIIX4 "Block-Read" protocol.
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The
bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte
has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those
two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.
5

5 Page





ICS9250-14 arduino
ICS9250 - 14
Preliminary Product Preview
Electrical Characteristics - PCI
TA = 0 - 70C; VDD = 3.3 V +/-5%; CL = 10-30 pF (unless otherwise stated)
PARAMETER SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Output Frequency
Output Impedance
Output Impedance
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
Fall Time
Duty Cycle
Skew
Jitter
FO1
RDSP11
RDSN11
VOH1
VOL1
IOH1
IOL1
tr11
tf11
dt11
tsk11
tjcyc-cyc
VO = VDD*(0.5)
VO = VDD*(0.5)
IOH = -1 mA
IOL = 1 mA
VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V
12
12
2.4
-33
VOL@ MIN = 1.95 V, VOL@ MAX= 0.4
30
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
VT = 1.5 V
VT = 1.5 V
0.5
0.5
45
33 MHz
55
55
V
0.55 V
-33 mA
38 mA
2 ns
2 ns
55 %
500 ps
500 ps
1Guarenteed by design, not 100% tested in production.
Electrical Characteristics - 48M, REF
TA = 0 - 70C; VDD = VDDL = 3.3 V +/-5%; CL = 10 -20 pF (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
Output Frequency
FO48M
Output Frequency
Output Impedance
Output Impedance
FOREF
RDSP
1
5
RDSN51
VO = VDD*(0.5)
VO = VDD*(0.5)
Output High Voltage
VOH5 IOH = 1 mA
Output Low Voltage
VOL5 IOL = -1 mA
Output High Current
IOH5
VOH @MIN=1 V, VOH@MAX= 3.135 V
Output Low Current
Rise Time
Fall Time
Duty Cycle
Jitter
IOL5
tr51
tf51
dt51
tjcyc-cyc1
tjcyc-cyc1
VOL@MIN=1.95 V, VOL@MIN=0.4 V
VOL = 0.4 V, VOH = 2.4 V
VOH = 2.4 V, VOL = 0.4 V
VT = 1.5 V
VT = 1.5 V; Fixed Clocks
VT = 1.5 V; Ref Clocks
Skew
Tsk VT = 1.5 V
1Guarenteed by design, not 100% tested in production.
MIN TYP MAX UNITS
48 MHz
14.318
MHz
20 60
20 60
2.4 V
0.4 V
-29 -23 mA
29 27 mA
1.8 4 nS
1.7 4 nS
45 55 %
500 pS
1000 pS
250 pS
11

11 Page







PáginasTotal 13 Páginas
PDF Descargar[ Datasheet ICS9250-14.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ICS9250-10Frequency Timing Generator for Pentium II SystemsIntegrated Circuit Systems
Integrated Circuit Systems
ICS9250-11Frequency Generator & Integrated Buffers for Celeron & PII/IIIIntegrated Circuit Systems
Integrated Circuit Systems
ICS9250-12Frequency Generator & Integrated Buffers for Celeron & PII/IIIIntegrated Circuit Systems
Integrated Circuit Systems
ICS9250-13Frequency Generator & Integrated Buffers for Celeron & PII/IIIIntegrated Circuit Systems
Integrated Circuit Systems

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar