|
|
Número de pieza | IN74ACT193 | |
Descripción | 4-Bit Synchronous Binary Up/Down Counter | |
Fabricantes | IK Semiconductor | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de IN74ACT193 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
No Preview Available ! TECHNICAL DATA
IN74ACT193
Presettable 4-Bit Binary UP/DOWN Counter
High-Speed Silicon-Gate CMOS
The IN74ACT193 is identical in pinout to the LS/ALS192,
HC/HCT192. The IN74ACT193 may be used as a level converter for
interfacing TTL or NMOS outputs to High Speed CMOS inputs.
The counter has two separate clock inputs, a Count Up Clock and
Count Down Clock inputs. The direction of counting is determined by
which input is clocked. The outputs change state synchronous with the
LOW-to-HIGH transitions on the clock inputs. This counter may be
preset by entering the desired data on the P0, P1, P2, P3 input. When the
Parallel Load input is taken low the data is loaded independently of either
clock input. This feature allows the counters to be used as devide-by-n by
modifying the count lenght with the preset inputs. In addition the counter
can also be cleared. This is accomplished by inputting a high on the
Master Reset input. All 4 internal stages are set to low independently of
either clock input.Both a Terminal Count Down (TCD) and Terminal
Count Up (TCU) Outputs are provided to enable cascading of both up and
down counting functions. The TCD output produces a negative going
pulse when the counter underflows and TCU outputs a pulse when the
counter overflows. The counter can be cascaded by connecting the TCU
and TCD outputs of one device to the Count Up Clock and Count Down
Clock inputs, respectively, of the next device.
• TTL/NMOS Compatible Input Levels
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 4.5 to 5.5 V
• Low Input Current: 1.0 µA; 0.1 µA @ 25°C
• Outputs Source/Sink 24 mA
ORDERING INFORMATION
IN74ACT193N Plastic
IN74ACT193D SOIC
TA = -40° to 85° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
www.datasheet4u.com
PIN 16 =VCC
PIN 8 = GND
1
1 page IN74ACT193
TIMING REQUIREMENTS (CL=50pF, Input tr=tf=3.0 ns, VCC=5.0 V ± 10%)
Symbol
Parameter
tsu Minimum Setup Time, Pn to PL (Figure 7)
th Minimum Hold Time, PL to Pn (Figure 7)
tw Minimum Pulse Width, PL (Figure 4)
tw Minimum Pulse Width, CPU or CPD
(Figure 1)
tw Minimum Pulse Width, MR (Figure 5)
trec Minimum Recovery Time, PL to CPU or CPD (Figure
5)
trec Minimum Recovery Time, MR to CPU or CPD
(Figure 5)
Guaranteed Limits
25 °C
-40°C to
85°C
89
-1.0 -1.0
14 15
10 11
12 14
89
14 16
Unit
ns
ns
ns
ns
ns
ns
ns
Figure 1. Switching Waveforms
Figure 2. Switching Waveforms
Figure 3. Switching Waveforms
Figure 4. Switching Waveforms
5
5 Page |
Páginas | Total 8 Páginas | |
PDF Descargar | [ Datasheet IN74ACT193.PDF ] |
Número de pieza | Descripción | Fabricantes |
IN74ACT192 | Synchronous Decade Up/Down Counter | IK Semiconductor |
IN74ACT193 | 4-Bit Synchronous Binary Up/Down Counter | IK Semiconductor |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |