DataSheet.es    


PDF IN74AC652 Data sheet ( Hoja de datos )

Número de pieza IN74AC652
Descripción Octal Bus Transceiver/Register
Fabricantes IK Semiconductor 
Logotipo IK Semiconductor Logotipo



Hay una vista previa y un enlace de descarga de IN74AC652 (archivo pdf) en la parte inferior de esta página.


Total 9 Páginas

No Preview Available ! IN74AC652 Hoja de datos, Descripción, Manual

TECHNICAL DATA
Octal 3-State Bus Transceivers
and D Flip-Flops
High-Speed Silicon-Gate CMOS
IN74AC652
The IN74AC652 is identical in pinout to the LS/ALS652,
HC/HCT652. The device inputs are compatible with standard CMOS
outputs; with pullup resistors, they are compatible with LS/ALS outputs.
These devices consists of bus transceiver circuits, D-type flip-flop,
and control circuitry arranged for multiplex transmission of data directly
from the data bus or from the internal storage registers. Direction and
Output Enable are provided to select the read-time or stored data function.
Data on the A or B Data bus, or both, can be stored in the internal D flip-
flops by low-to-high transitions at the appropriate clock pins (A-to-B
Clock or B-to-A Clock) regardless of the select or enable or enable
control pins. When A-to-B Source and B-to-A Source are in the real-time
transfer mode, it is also possible to store data without using the internal
D-type flip-flops by simultaneously enabling Direction and Output
Enable. In this configuration each output reinforces its input. Thus, when
all other data sources to the two sets of bus lines are at high impedance,
each set of bus lines will remain at its last state.
The IN74AC652 has noninverted outputs.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 µA, 0.1 µA @ 25°C
High Noise Immunity Characteristic of CMOS Devices
Outputs Source/Sink 24 mA
ORDERING INFORMATION
IN74AC652N Plastic
IN74AC652DW SOIC
TA = -40° to 85° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
www.datasheet4u.comPPININ1224==GVNCCD
1

1 page




IN74AC652 pdf
IN74AC652
TIMING REQUIREMENTS (CL=50pF, Input tr=tf=3.0 ns)
Symbol
Parameter
VCC*
V
tsu Minimum Setup Time, A or B Data Port to A- 5.0
to-B Clock or B-to-A Clock (Figure 7)
th Minimum Hold Time, A-to-B Clock or
5.0
B-to-A Clock to A or B Data Port (Figure 7)
tw Minimum Pulse Width, A-to-B Clock or
B-to-A Clock (Figure 7)
5.0
Guaranteed Limits
25 °C
-40°C to
85°C
7.0 8.0
2.5 2.5
6.0 7.0
Unit
ns
ns
ns
TIMING DIAGRAM
5

5 Page










PáginasTotal 9 Páginas
PDF Descargar[ Datasheet IN74AC652.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
IN74AC651Octal Bus Transceiver/RegisterIK Semiconductor
IK Semiconductor
IN74AC652Octal Bus Transceiver/RegisterIK Semiconductor
IK Semiconductor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar