|
|
PDF XC2C64 Data sheet ( Hoja de datos )
| Número de pieza | XC2C64 | |
| Descripción | This lends power savings to High-end Communication equipment and speed to battery operated devices | |
| Fabricantes | Xilinx | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de XC2C64 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
0
R XC2C64 CoolRunner-II CPLD
DS092 (v1.0) December 19, 2001
0 0 Advance Product Specification
Features
• Industries best 0.18 micron CMOS CPLD
- 4.0 ns pin-to-pin logic delays
- less than 100 µA standby current consumption
- 64 macrocells with up to 1,600 logic gates
- Fast input registers
- Slew rate control on individual outputs
- LVCMOS 1.8V through 3.3V
- LVTTL 3.3V
• Available in multiple package styles
- 44-pin PLCC with 33 user I/O
- 44-pin VQFP with 33 user I/O
- 56-ball CP (0.05mm) BGA with 45 user I/O
- 100-pin VQFP with 64 user I/O
• Optimized for high performance 1.8V systems
- Ultra low power operation
- Advanced 0.18 micron 4-metal layer Non-volatile
process
• Advanced system features
- Quadruple enhanced security
- Multi-voltage system interface
- Hot pluggable
- IEEE1532 In-system programmable
- Superior pin locking through PLA array
- Input hysteresis (Schmitt trigger) on all pins
- Bus hold circuitry on all user pins
- IEEE standard 1149.1 boundary scan (JTAG)
- Fast programming times
- Excellent pin retention during design changes
- High quality and reliability
- Guaranteed 10,000 program/erase cycles
- 20 year data retention
Refer to the CoolRunner™-II family data sheet for architec-
ture description.
Description
The CoolRunner-II 64-macrocell device is designed for both
high performance and low power applications. This lends
power savings to high-end communication equipment and
speed to battery operated devices.
This device consists of four Function Blocks inter-con-
nected by a low power Advanced Interconnect Matrix (AIM).
The AIM feeds 40 inputs to each Function Block. The Func-
tion Blocks consist of a 40 by 56 p-term PLA and 16 macro-
cells which contain numerous configuration bits that allow
for combinational or registered modes of operation. Addi-
tionally, these registers can be globally reset or preset and
configured as a D or T flip-flop or as a D latch. There are
also multiple clock signals, both global and local product
term based, on a per macrocell basis. Output control sig-
nals include slew rate control, bus hold and open drain. An
additional Schmitt-trigger input is available on a per input
pin basis.
In addition to combinatorial and registered outputs, the reg-
isters may be configured as fast inputs.
Clocking is available on a global or Function Block basis.
Three global clocks are available for all Function Blocks as
a synchronous clock source. Global clocks are additionally
used to set or preset individual macrocell registers on
power up. Local clocks are generated in specific Function
Blocks and only available to macrocell registers in that
Function Block.
A DualEDGE flip-flop feature is also available on a per mac-
rocell basis. This feature allows performance where it is
needed without raising the total power consumption of the
entire device.
The CoolRunner-II 64-macrocell CPLD is I/O compatible
with standard LVTTL33 and LVCMOS18, 25, and 33 volts
(see Table 1).
Fast Zero Power Design Technology
All CoolRunner-II CPLDs employ Fast Zero Power™ (FZP),
a design technique that employs CMOS technology in both
the fabrication and design methodology. Xilinx CoolRun-
ner-II is fabricated on a 0.18 micron process technology
which is derived from leading edge FPGA product develop-
ment. CoolRunner-II design technology employs a cascade
of CMOS gates to implement sum of products instead of tra-
ditional sense amplifier methodology. Due to this FZP tech-
nology, Xilinx CoolRunner-II CPLDs achieve both high
performance and low power operation.
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS092 (v1.0) December 19, 2001
Advance Product Specification
www.xilinx.com
1-800-255-7778
1
1 page  
R XC2C64 CoolRunner-II CPLD
LVCMOS 1.8V DC Voltage Specifications
Symbol
VCCIO
VIH
VIL
VOH
Parameter
Input source voltage
High level input voltage
Low level input voltage
High level output voltage
VOL Low level input voltage
IIL
IIH
CJTAG
CCLK
CIO
Input leakage current
I/O High-Z leakage
JTAG input capacitance
Global clock input capacitance
I/O capacitance
1.5V DC Voltage Specifications
Test Conditions
IOH = –8 mA, VCCIO = 3V
IOH = –0.1 mA, VCCIO = 3V
IOL = 8 mA, VCCIO = 3V
IOL = 0.1 mA, VCCIO = 3V
VIN = 0 or VCCIO to 3.9V
VIN = 0 or VCCIO to 3.9V
f = 1 MHz
f = 1 MHz
f = 1 MHz
Min.
1.7
0.7 x VCCIO
–0.3
VCCIO -0.45
VCCIO -0.2
-
-
–10
–10
Max.
1.9
3.9
0.2 x VCCIO
-
-
0.45?
0.2
10
10
Units
V
V
V
V
V
V
V
µA
µA
pF
pF
pF
Symbol
VCCIO
VIH
VIL
VOH
Parameter
Input source voltage
High level input voltage
Low level input voltage
High level output voltage
VOL Low level input voltage
IIL
IIH
CJTAG
CCLK
CIO
Input leakage current
I/O High-Z leakage
JTAG input capacitance
Global clock input capacitance
I/O capacitance
Test Conditions
IOH = –8 mA, VCCIO = 3V
IOH = –0.1 mA, VCCIO = 3V
IOL = 8 mA, VCCIO = 3V
IOL = 0.1 mA, VCCIO = 3V
VIN = 0 or VCCIO to 3.9V
VIN = 0 or VCCIO to 3.9V
f = 1 MHz
f = 1 MHz
f = 1 MHz
Min.
1.4
0.7 x VCCIO
–0.3
VCCIO – 0.45
VCCIO – 0.2
–10
–10
Max.
1.6
3.9
0.3
0.4
0.2
10
10
Units
V
V
V
V
V
V
V
µA
µA
pF
pF
pF
DS092 (v1.0) December 19, 2001
Advance Product Specification
www.xilinx.com
1-800-255-7778
5
5 Page 
R XC2C64 CoolRunner-II CPLD
I/O 1
I/O 2
I/O 3
I/O
I/O(2)
4
5
PQ44
I/O(2)
I/O(2)
6
7
Top View
I/O 8
I/O 9
GND 10
I/O 11
33 I/O
32 VCCIO
31 Gnd
30 TDO
29 I/O
28 I/O
27 I/O
26 I/O
25 I/O
24 I/O
23 GND
I/O(2)
1
I/O 2
I/O 3
GND
I/O
4
5
VQ44
I/O
VCCIO
6
7
Top View
I/O 8
TDI 9
TMS 10
TCK 11
33 I/O(1)
32 I/O(1)
31 I/O(1)
30 I/O(3)
29 I/O
28 I/O
27 I/O
26 VCCIO
25 GND
24 TDO
23 I/O
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
Figure 2: PQ44 Package
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
Figure 3: VQ44 Package
K I/O(2) I/O(2) I/O I/O I/O I/O I/O I/O TMS TCK
J I/O(2)
TDI
H I/O
I/O GND I/O VCCIO I/O I/O
I/O
G I/O
I/O
VCC
I/O
F I/O
E I/O
I/O
CP56
GND
Bottom View
I/O I/O
I/O
I/O
D I/O(1)
VAUX
I/O I/O
C I/O(1)
I/O I/O I/O VCCIO GND I/O
I/O
B I/O(3)
I/O
A I/O I/O(1) I/O I/O I/O TDO I/O I/O I/O I/O
(1) - Global Output Enable
(2) - Global Clock
(3) - Global Set/Reset
Figure 4: CP56 Package
DS092 (v1.0) December 19, 2001
Advance Product Specification
www.xilinx.com
1-800-255-7778
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet XC2C64.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| XC2C64 | This lends power savings to High-end Communication equipment and speed to battery operated devices | Xilinx |
| XC2C64 | (XC2C32 - XC2C512) Coolrunner-ii CPLD Family | Xilinx |
| XC2C64A | CoolRunner-II CPLD | Xilinx |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |