|
|
PDF ICS1567 Data sheet ( Hoja de datos )
| Número de pieza | ICS1567 | |
| Descripción | Differential Output Video Dot Clock Generator | |
| Fabricantes | Integrated Circuit Systems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ICS1567 (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
Integrated
Circuit
Systems, Inc.
ICS1567
Differential Output Video Dot Clock Generator
General Description
The ICS1567 is a very high performance monolithic PLL
frequency synthesizer. Utilizing ICS’s advanced CMOS
mixed-mode technology, the ICS1567 provides a low cost
solution for high-end video clock generation, and for telecom
system clock generation.
The ICS1567 has differential video clock outputs (CLK and
CLK) that are compatible with industry standard video DACs
& RAMDACs. An additional clock output, LD, is provided,
whose frequency is divided down from the main clock by a
programmable divider.
Operating frequencies are selectable from a pre-programmed
(customer-defined) table. An on-chip crystal oscillator for gen-
erating the reference frequency is provided on the ICS1567.
Programming of the ICS1567 is accomplished via frequency
select pins on the package. The ICS1567 has five lines plus a
STROBE pin which permits selection of 32 frequencies. Reset
of the pipeline delay on Brooktree RAMDACs is automatically
performed on a rising edge of the STROBE line.
Features
• High frequency operation for extended video modes - up
to 180 MHz
• Compatible with Brooktree high performance RAMDACs
a) Differential output clocks with ECL logic levels
b) Programmable divider modulus for load clock
c) Circuitry included for automatic reset of Brooktree
RAMDAC pipeline delay
• Low cost - eliminates need for multiple ECL crystal clock
oscillators in video display systems
• Strobed/Transparent frequency select options
• 32-user selected mask-programmable frequencies
• Fast acquisition of selected frequencies, strobed or non-
strobed
• Advanced PLL for low phase-jitter
• Dynamic control of VCO sensitivity providing optimized
loop gain over entire frequency range
• Small footprint - 16-pin wide body (300 mil) SOIC
Applications
• Workstations
• High-resolution PC and MAC displays
• 8514A - TMS340X0 systems
• EGA - VGA - Super VGA video
• Telecom reference clock generation - suitable for Sonet,
ATM and other data rates up to 155.52Mb.
Pin Configuration
FS0
XTAL1
XTAL2
STROBE
VSS
VSS
LD
FS4
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
FS1
FS2
FS3
VDD
VDDO
VDDO
CLK
CLK
16-Pin SOIC
ICS1567RevB090894
1 page  
ICS1567
Load Clock Divider
The ICS1567 has an additional programmable divider that is
used to generate the LOAD frequency. The modulus of this
divider may be set to 3, 4, 5, 6, 8, or 10. The design of this
divider permits the output duty factor to be 50/50, even when
an odd modulus is selected.
The selection of the modulus is done by the ROM look-up
table. A different modulus may, therefore, be selected for each
frequency address.
Pipeline Delay Reset Function
The ICS1567 implements the clocking sequence required to
reset the pipeline delay on Brooktree RAMDACs. This se-
quence is automatically generated by the ICS1567 upon any
rising edge of the STROBE line.
Application Information
Power Supplies
The ICS1567 has two VSS pins to reduce the effects of package
inductance. Both pins are connected to the same potential on
the die (the ground bus). BOTH of these pins should connect
to the ground plane of the video board as close to the package
as is possible.
The ICS1567 has two VDDO pins which are the supply of +5
volt power to all output stages. Again, both VDDO pins connect
to the same point on the die. BOTH of these pins should be
connected to the power plane (or bus) using standard high-fre-
quency decoupling practice. This decoupling consists of a low
series inductance bypass capacitor, using the shortest leads
possible, mounted close to the ICS1567.
When the frequency select inputs (FS0-FS4) are used in a
transparent mode, simply lower and raise the STROBE line to
activate the function. When the frequency select inputs are
latched, simply load the same frequency into the ICS1567
twice.
When changing frequencies, it is advisable to allow 500uSec
after the new frequency is selected to activate the reset func-
tion. The output frequency of the synthesizer should be stable
enough at that point for the RAMDAC to correctly execute its
reset sequence.
See Figure 4 for a diagram of the clock sequencing.
Output Stage Description
The CLK and CLK outputs are each connected to the drains of
P-Channel MOSFET devices. The source of each of these
devices is connected to VDDO. Typical on resistance of each
device is 15 Ohms. These outputs will drive the clock and clock
of a RAMDAC device when a resistive network equivalent to
Figure 3 is utilized.
The LD output is a high-current CMOS type drive whose
frequency is controlled by a programmable divider that may be
selected for a modulus of 3, 4, 5, 6, 8, or 10. Under control of
the ROM, this output may also be suppressed (logic low level)
at any frequency select address, if desired.
The VDD pin is the power supply for the synthesizer circuitry
and other lower current digital functions. We recommend that
RC decoupling or zener regulation be provided for this pin (as
shown in the recommended application circuitry). This will
allow the PLL to “track” through power supply fluctuations
without visible effects.
Crystal Oscillator and Crystal Selection
The ICS1567 has circuitry on-board to implement a Pierce
oscillator with the addition of only one external component, a
quartz crystal. Pierce oscillators operate the crystal in anti- (also
called parallel-) resonant mode. See the AC Characteristics for
the effective capacitive loading to specify when ordering crys-
tals.
So-called series-resonant crystals may also be used with the
ICS1567. Be aware that the oscillation frequency will be
slightly higher than the frequency that is stamped on the can
(typically 0.005-0.01%).
As the entire operation of the phase-locked loop depends on
having a stable reference frequency, we recommend that the
crystal be mounted as closely as possible to the package. Avoid
routing digital signals or the ICS1567 outputs underneath or
near these traces. It is also desirable to ground the crystal can
to the ground plane, if possible.
5
5 Page 
ICS1567
LEAD COUNT
DIMENSION L
16L
.404
Figure 5: 16-Pin SOIC Package
Ordering Information
ICS1567M-XXX
Example:
ICS XXXX M -XXX
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
M=SOIC
Device Type (consists of 3 or 4 digit numbers)
Prefix
ICS, AV=Standard Device; GSP=Genlock Device
11
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet ICS1567.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ICS1562 | programmable differential Output Video Dot Clock Generator |  Integrated Circuit System |
| ICS1562A | User-programmable differential Output Graphics Clock Generator | Integrated Circuit System |
| ICS1562B | User-programmable differential Output Graphics Clock Generator | Integrated Circuit System |
| ICS1567 | Differential Output Video Dot Clock Generator | Integrated Circuit Systems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |