|
|
PDF DM74LS169A Data sheet ( Hoja de datos )
| Número de pieza | DM74LS169A | |
| Descripción | Synchronous 4-Bit Up/Down Binary Counter | |
| Fabricantes | Fairchild Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DM74LS169A (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
April 1998
DM74LS169A
Synchronous 4-Bit Up/Down Binary Counter
General Description
This synchronous presettable counter features an internal
carry look-ahead for cascading in high-speed counting appli-
cations. Synchronous operation is provided by having all
flip-flops clocked simultaneously, so that the outputs all
change at the same time when so instructed by the
count-enable inputs and internal gating. This mode of opera-
tion helps eliminate the output counting spikes that are nor-
mally associated with asynchronous (ripple clock) counters.
A buffered clock input triggers the four master-slave flip-flops
on the rising edge of the clock waveform.
This counter is fully programmable; that is, the outputs may
each be preset either high or low. The load input circuitry al-
lows loading with the carry-enable output of cascaded
counters. As loading is synchronous, setting up a low level at
the load input disables the counter and causes the outputs to
agree with the data inputs after the next clock pulse.
The carry look-ahead circuitry permits cascading counters
for n-bit synchronous applications without additional gating.
Both count-enable inputs (P and T) must be low to count.
The direction of the count is determined by the level of the
up/down input. When the input is high, the counter counts
up; when low, it counts down. Input T is fed forward to enable
the carry outputs. The carry output thus enabled will produce
a low-level output pulse with a duration approximately equal
to the high portion of the QA output when counting up, and
approximately equal to the low portion of the QA output when
counting down. This low-level overflow carry pulse can be
used to enable successively cascaded stages. Transitions at
the enable P or T inputs are allowed regardless of the level
of the clock input. All inputs are diode clamped to minimize
transmission-line effects, thereby simplifying system design.
This counter features a fully independent clock circuit.
Changes at control inputs (enable P, enable T, load, up/
down), which modify the operating mode, have no effect until
clocking occurs. The function of the counter (whether en-
abled, disabled, loading, or counting) will be dictated solely
by the conditions meeting the stable setup and hold times.
Features
n Fully synchronous operation for counting and
programming.
n Internal look-ahead for fast counting.
n Carry output for n-bit cascading.
n Fully independent clock circuit
Connection Diagram
Dual-In-Line Package
DS006401-1
Order Number 54LS169DMQB, 54LS169FMQB, 54LS169LMQB,
DM54LS169AJ, DM54LS169AW, DM74LS169AM or DM74LS169AN
See Package Number E20A, J16A, M16A, N16E or W16A
© 1998 Fairchild Semiconductor Corporation DS006401
www.fairchildsemi.com
1 page  
Timing Diagram
LS169A Binary Counters
Typical Load, Count, and Inhibit Sequences
DS006401-3
5 www.fairchildsemi.com
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet DM74LS169A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DM74LS169A | Synchronous 4-Bit Up/Down Binary Counter | Fairchild Semiconductor |
| DM74LS169A | Synchronous 4-Bit Up/Down Binary Counter |  National Semiconductor |
| DM74LS169A | 54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up/Down Binary Counter (Rev. A) |  Texas Instruments |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |