|
|
PDF ICS83023 Data sheet ( Hoja de datos )
| Número de pieza | ICS83023 | |
| Descripción | DUAL 1-TO-1 DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER | |
| Fabricantes | Integrated Circuit Solution | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ICS83023 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
Integrated
Circuit
Systems, Inc.
ICS932S203
Frequency Generator with 133MHz Differential CPU Clocks
Recommended Application:
Servers based on Intel CK408 processors
Output Features:
• 4 Differential CPU Clock Pairs @ 3.3V
• 7 PCI (3.3V) @ 33.3MHz
• 3 PCI_F (3.3V) @ 33.3MHz
• 1 USB (3.3V) @ 48MHz
• 1 DOT (3.3V) @ 48MHz
• 1 REF (3.3V) @ 14.318MHz
• 1 3V66 (3.3V) @ 66.6MHz
• 1 VCH/3V66 (3.3V) @ 48MHz or 66.6MHz
• 3 66MHz_OUT/3V66 (3.3V) @ 66.6MHz_IN
or 66.6MHz
• 1 66MHz_IN/3V66 (3.3V) @ Input/66MHz
Features:
• Supports spread spectrum modulation,
down spread 0 to -0.5%.
• Efficient power management scheme through PD#
and PCI_STOP#.
• Uses external 14.318MHz crystal
• Stop clocks and functional control available through
SMBus interface.
Key Specifications:
• CPU Output Jitter <150ps
• 3V66 Output Jitter <250ps
• CPU Output Skew <150ps
Pin Configuration
56-Pin 300mil SSOP/TSSOP
* These inputs have 150K internal pull-up resistor to VDD.
Block Diagram
Functionality
FS1
FS0
CPU
(MHz)
1 0 100
1 1 133.3
0 0 100
0 1 133.3
mid 0 Hi-Z
mid 1 Tclk/2
3V66
(MHz)
66.6
66.6
66.6
66.6
Hi-Z
Tclk/4
66Buff[2:0]
3V66[4:2]
(MHz)
66.6 In path
66. In path
66.6
66.6
Hi-Z
Tclk/4
PCI_F
PCI
(MHz)
66.6 in/2
66.6 in/2
33.3
33.3
Hi-Z
Tclk/8
0601E—12/22/04
1 page  
ICS932S203
Byte 2: Control Register
Bit
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Pin#
10
11
12
13
16
17
18
-
Name
PCICLK0
PCICLK1
PCICLK2
PCICLK3
PCICLK4
PCICLK5
PCICLK6
-
PWD
1
1
1
1
1
1
1
0
Type
RW
RW
RW
RW
RW
RW
RW
-
Description
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
(Reserved)
Byte 3: Control Register
Bit
Bit 0
Bit 1
Bit 2
Bit 3
Pin#
5
6
7
5
Name
PCICLK_F0
PCICLK_F1
PCICLK_F2
PCICLK_F0
Bit 4 6 PCICLK_F1
Bit 5
Bit 6
Bit 7
7 PCICLK_F2
39 48MHz_USB
38 48MHz_DOT
PWD
1
1
1
0
0
0
1
1
Type
RW
RW
RW
RW
RW
RW
RW
RW
Description
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
Allow control of PCICLK_F0 with assertion of
PCI_STOP#. 0=Free Running, 1=Not free running
Allow control of PCICLK_F1 with assertion of
PCI_STOP#. 0=Free Running, 1=Not free running
Allow control of PCICLK_F2 with assertion of
PCI_STOP#. 0=Free Running, 1=Not free running
0=Disabled 1=Enabled
0=Disabled 1=Enabled
Byte 4: Control Register
Bit
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Pin#
21
22
23
24
35
33
-
-
Name
66MHz_OUT0/3V66-2
66MHz_OUT0/3V66-3
66MHz_OUT0/3V66-4
3V66_5
3V66_1/VCH_CLK
3V66_0
-
-
Notes:
1. R= Read only RW= Read and Write
2. PWD = Power on Default
PWD
1
1
1
1
1
1
0
0
Type
RW
RW
RW
RW
RW
RW
R
R
Description
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
0=Disabled 1=Enabled
(Reserved)
(Reserved)
0601E—12/22/04
5
5 Page 
ICS932S203
Electrical Characteristics - VCH, 48MHz DOT, 48MHz, USB
TA = 0 - 70°C; VDD=3.3V +/-5%; CL = 10-20 pF (unless otherwise specified)
PARAMETER
SYMBOL
CONDITIONS
Output Frequency
FO1
Output Impedance
RDSP11 VO = VDD*(0.5)
Output High Voltage
VOH1 IOH = -1 mA
Output Low Voltage
VOL1 IOL = 1 mA
Output High Current
Output Low Current
48DOT Rise Time
IOH1 V OH@MIN = 1.0 V, V OH@MAX = 3.135 V
IOL1 VOL @MIN = 1.95 V, VOL @MAX = 0.4 V
tr11 VOL = 0.4 V, VOH = 2.4 V
48DOT Fall Time
tf11 VOH = 2.4 V, VOL = 0.4 V
VCH 48 USB Rise Time
tr11 VOL = 0.4 V, VOH = 2.4 V
VCH 48 USB Fall Time
tf11 VOH = 2.4 V, VOL = 0.4 V
48 DOT Duty Cycle
dt11 VT = 1.5 V
VCH 48 USB Duty Cycle
dt11 VT = 1.5 V
48 DOT Jitter
VCH Jitter
tjcyc-cyc1 VT = 1.5 V
tjcyc-cyc1 VT = 1.5 V
1Guaranteed by design, not 100% tested in production.
MIN TYP MAX UNITS
48 MHz
20 48 60 Ω
2.4 V
0.4 V
-29 -23 mA
29 27 mA
0.5 0.6 1 ns
0.5 0.8 1 ns
1 1.2 2 ns
1 1.3 2 ns
45 52.8 55
%
45 53.5 55
%
183 350 ps
223 350 ps
Electrical Characteristics - REF
TA = 0 - 70°C; VDD=3.3V +/-5%; CL = 10-20 pF (unless otherwise specified)
PARAMETER
SYMBOL
CONDITIONS
Output Frequency
FO1
Output Impedance
RDSP11 VO = VDD*(0.5)
Output High Voltage
VOH1
IOH = -1 mA
Output Low Voltage
VOL1
IOL = 1 mA
Output High Current
Output Low Current
Rise Time
IOH1
V OH@MIN = 1.0 V, V OH@MAX = 3.135 V
IOL1 VOL @MIN = 1.95 V, VOL @MAX = 0.4 V
tr11 VOL = 0.4 V, VOH = 2.4 V
Fall Time
tf11 VOH = 2.4 V, VOL = 0.4 V
Duty Cycle
Jitter
dt11
tjcyc-cyc1
VT = 1.5 V
VT = 1.5 V
1Guaranteed by design, not 100% tested in production.
MIN TYP MAX UNITS
MHz
20 48 60 Ω
2.4 V
0.4 V
-29 -23 mA
29 27 mA
1 1.25 2
ns
1 1.15 2
ns
45 53 55 %
723 1000 ps
0601E—12/22/04
11
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet ICS83023.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ICS8302 | LOW SKEW 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER |  Integrated Circuit Systems |
| ICS8302-01 | 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT | Integrated Circuit Systems |
| ICS83021I | DIFFERENTIAL-TO-LVCMOS/LVTTL TRANSLATOR | Integrated Circuit Systems |
| ICS83023 | DUAL 1-TO-1 DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER | Integrated Circuit Solution |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |