DataSheet.es    


PDF SERCON410B Data sheet ( Hoja de datos )

Número de pieza SERCON410B
Descripción SERCOS INTERFACE CONTROLLER
Fabricantes STMicroelectronics 
Logotipo STMicroelectronics Logotipo



Hay una vista previa y un enlace de descarga de SERCON410B (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! SERCON410B Hoja de datos, Descripción, Manual

SERCON410B
DATASHEET

1 page




SERCON410B pdf
® SERCON410B
SERCOS INTERFACE CONTROLLER
PRELIMINARY DATA
Single-chip controller for SERCOS interface
Real time communication for industrial control
systems
8/16-bit bus interface, Intel and Motorola con-
trol signals
Dual port RAM with 1024 words * 16-bit
Data communications via optical fiber rings, RS
485 rings and RS 485 busses
Maximum transmission rate of 4 Mbaud with in-
ternal clock recovery
Maximum transmission rate of 10 Mbaud with
external clock recovery
Internal repeater for ring connections
Full duplex operation
Modulation of power of optical transmitter diode
Automatic transmission of synchronous and
data telegrams in the communication cycle
Flexible RAM configuration, communication
data stored in RAM (single or double buffer) or
transfer via DMA
Synchronization by external signal
Timing control signals
Automatic service channel transmission
100-pin plastic flat-pack casing
PQFP100
(Ordering Number: SERGBQA)
May 1994
This is Preliminary Data from SGS-THOMSON. Details are subject to change without notice.
1/30

5 Page





SERCON410B arduino
SERCON410B
PIN DESCRIPTION (Continued)
Table 1. SERCON410B I/O Port Function Summary (Continued)
Signal (s)
BYTEDIR
Pin (s)
100
INT0, INT1
44,43
SREGEN
28
IO Function
Byte address sequence: when BYTEDIR is 0, A0 = 0 addresses the lower
I 8 bits of a word (low byte first), when BYTEDIR is 1, the upper 8 bits of a
word are addressed (high byte first).
O
Interrupts, active low or active high. Interrupt sources and signal polarity
are programmable.
Internal regeneration. When SREGEN is 0, clock and data regeneration
are turned off. RxC and TxC are clock inputs. When SREGEN is 1, clock
I and data regeneration are turned on. RxC and TxC output the internally
generated clocks.
SBAUD
29
Baud rate. When regeneration is turned on, SBAUD selects the baud rate
I (fSCLK/16 when SBAUD is 0, fSCLK/32 when SBAUD is 1). Can be
overwritten by the microprocessor.
RxD 14
12
RxC
I Receive data for the serial interface.
Receive clock for the serial interface. When regeneration is turned off
(SREGEN = 0), clock input for the serial receiver and transmitter (only
I/O when repeater is turned on); when regeneration is turned on (SREGEN = 1)
output of the internally generated receive clock. The maximum frequency
is 10 MHz.
RECACTN 26
O
Receive active, active low. Indicates that the serial receiver is receiving a
telegram.
TxD1
16
O Transmit data. The pin can be switched to a high impedance state.
22,21,2
Transmit data or output port. The pins either output the serial data or can
TxD6-2
0,
O be used as parallel output ports. When they output transmit data, each pin
18,17
can be switched to a high impedance state individualy.
TxDNRZ 24
O NRZ-coded transmit data.
13 Transmit clock for the serial interface. When regeneration is turned off
(SREGEN = 0) and the repeater is turned off, it is the clock input for the
TxC I/O serial transmitter; when regeneration is turned on (SREGEN = 1) it is the
output for the internally generated transmit clock. The maximum frequency
is 10 MHz.
IDLE
TM0, TM1
25
30,31
O Transmitter active, active low. When transmitting own data IDLE is 0.
Turn on test generator: TM0 = 0 switches TxD1-6 to continuous signal light,
I TM1 = 0 switch-over to zero bit stream. The processor can overwrite the
level of TM1-0.
L_ERRN
32
Line error, active low: goes low when signal distortion is too high or when
O the receive signal is missing. The operating mode is programmed by the
processor.
CYC_CLK 34
I
SERCOS interface cycle clock: CYC_CLK synchronizes the
communication cycles. The polarity is programmable.
CON_CLK 35
O
Control clock: becomes active within a communication cycle. Time,
polarity and width are programmable.
DIV_CLK
36
Divided control clock: becomes active several times within a ommunication
O cycle. Number of pulses, start time, repetition rate and polarity are
programmable, the pulse width is 1µs.
SCLK
2
I
Serial clock for clock regeneration: the frequency is 16 or 32 times the
baud rate, the maximum frequency is 64 MHz.
7/30
®

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet SERCON410B.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SERCON410BSERCOS INTERFACE CONTROLLERSTMicroelectronics
STMicroelectronics

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar