DataSheet.es    


PDF SA8027W Data sheet ( Hoja de datos )

Número de pieza SA8027W
Descripción 2.5 GHz low voltage / low power RF fractional-N/IF integer frequency synthesizer
Fabricantes Philips 
Logotipo Philips Logotipo



Hay una vista previa y un enlace de descarga de SA8027W (archivo pdf) en la parte inferior de esta página.


Total 22 Páginas

No Preview Available ! SA8027W Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
SA8027
2.5 GHz low voltage, low power
RF fractional-N/IF integer
frequency synthesizer
Product data
Supersedes data of 2001 Jul 18
2001 Aug 21
Philips
Semiconductors

1 page




SA8027W pdf
Philips Semiconductors
2.5 GHz low voltage, low power
RF fractional-N/IF integer frequency synthesizer
Product data
SA8027
Limiting values
SYMBOL
PARAMETER
VDD
VDDCP
(VDDCP–VDD)
Vin
VGND
Digital supply voltage
Analog supply voltage
Difference in voltage between VDDCP and VDD (VDDCP VDD)
All input pins
Difference in voltage between GNDCP and GND (these pins should be
connected together)
Tstg
Tamb
Tj
Storage temperature
Operating ambient temperature
Maximum junction temperature
MIN.
–0.3
–0.3
–0.3
–0.3
–0.3
–55
–40
MAX.
+3.6
+3.6
+0.9
VDD + 0.3
+0.3
+125
+85
150
UNIT
V
V
V
V
V
°C
°C
°C
Thermal characteristics
SYMBOL
PARAMETER
Rth j–a
Thermal resistance from junction to ambient in free air
VALUE
135
UNIT
K/W
2001 Aug 21
5

5 Page





SA8027W arduino
Philips Semiconductors
2.5 GHz low voltage, low power
RF fractional-N/IF integer frequency synthesizer
Product data
SA8027
1.7 Charge Pumps
The PHP and PHI charge pumps are driven by the main phase
detector, while the PHA charge pump is driven by the auxiliary
phase detector. The ISET value (refer to Table 1) is determined by
the external resistor attached to the RSET pin.
The charge pump, by default, will automatically go into speed-up
mode (which can deliver up to 15*ISET for PHP_SU, and 36*ISET for
PHI), based on the strobe pulse width following the A word, to
reduce switching speed for large tuning voltage steps (i.e., large
frequency steps). Figure 10 shows the recommended passive loop
filter configuration. Note: This charge pump architecture eliminates
the need for added active switches and reduces external component
count. Furthermore, the programmable charge pump gains provide
some programmability to the loop filter bandwidth.
The duration of speed-up mode is determined by the strobe pulse
width following the A word. Recommended optimal strobe width is
equal to the total loop filter capacitance charge time from state 1 to
state 2. The strobe width must not exceed this charge time. The
strobe width is controlled by the CPU (× number of clock cycles).
In addition, charge pumps will stay in speed-up mode continuously
while Tspu = 1 (in D word). The speed-up mode can also be
disabled by programming Tdis-spu = 1 (in D word).
PHP[PHP–SU]
PHI
R2
R1
C2
C1
VCO
C3
Table 1. Main and auxiliary charge pump currents
CP1 CP0
IPHA
IPHP
IPHP–SU
IPHI
0 0 1.5xlSET 3xISET 15xlSET 36xlSET
0
1 0.5xlSET 1xlSET
5xlSET
12xlSET
1 0 1.5xlSET 3xlSET 15xlSET
0
1
1 0.5xlSET 1xlSET
5xlSET
0
NOTES:
1. ISET = VSET/RSET: bias current for charge pumps.
2. CP1 is used to disable the PHI pump, IPHP–SU is the total current
at pin PHP during speed up condition.
1.8 Lock Detect
The output LOCK maintains a logic ‘1’ when the auxiliary phase
detector (AND/ORed) with the main phase detector indicates a lock
condition. The lock condition for the main and auxiliary synthesizers
is defined as a phase difference of less than "1 period of the
frequency at the input REFin+, –. One counter can fulfill the lock
condition when the other counter is powered down. Out of lock
(logic ‘0’) is indicated when both counters are powered down.
1.9 Power-down mode
The power-down signal can be either hardware (PON) or software
(PD). The PON signal is exclusively ORed with the PD bits in
B-word. If PON = 0, then the part is powered up when PD = 1. PON
can be used to invert the polarity of the software bit PD. When the
synthesizer is reactivated after power-down, the main and reference
dividers are synchronized to avoid possibility of random phase
errors on power-up.
SR02356
Figure 10. Typical passive 3-pole loop filter
2001 Aug 21
11

11 Page







PáginasTotal 22 Páginas
PDF Descargar[ Datasheet SA8027W.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SA80272.5 GHz low voltage / low power RF fractional-N/IF integer frequency synthesizerPhilips
Philips
SA8027DH2.5 GHz low voltage / low power RF fractional-N/IF integer frequency synthesizerPhilips
Philips
SA8027W2.5 GHz low voltage / low power RF fractional-N/IF integer frequency synthesizerPhilips
Philips

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar