DataSheet.es    


PDF OZ6833T Data sheet ( Hoja de datos )

Número de pieza OZ6833T
Descripción ACPI CardBus Controller
Fabricantes ETC 
Logotipo ETC Logotipo



Hay una vista previa y un enlace de descarga de OZ6833T (archivo pdf) en la parte inferior de esta página.


Total 15 Páginas

No Preview Available ! OZ6833T Hoja de datos, Descripción, Manual

FEATURES
Single-chip CardBus host adapter
Supports 2 PCMCIA 1.0 and JEIDA 4.2 R2 cards or 2
CardBus cards
ACPI-PCI Bus Power Management Interface
Specification Rev1.0 Compliant
Supports OnNow LAN wakeup, OnNow Ring Indicate,
PCI CLKRUN#, PME#, and CardBus CCLKRUN#
Compliant with PCI specification v2.1S, 1998 PC Card
Standard 7.0
Yenta PCI to PCMCIA CardBus Bridge register
compatible
ExCA (Exchangeable Card Architecture) compatible
registers map-able in memory and I/O space
Intel 82365SL PCIC Register Compatible
Supports PCMCIA_ATA Specification
Supports 5V/3.3V PC Cards and 3.3V CardBus cards
Supports two PC Card or CardBus slots with hot
insertion and removal
Supports multiple FIFOs for PCI/CardBus data transfer
Supports Direct Memory Access for PC/PCI and
PC/Way on PC Card socket
Programmable interrupt protocol: PCI, PCI+ISA,
PCI/Way, or PC/PCI interrupt signaling modes
Win’98 IRQ and PC-97/98 compliant
Parallel or Serial interface for socket power control
devices (TI or Micrel)
Zoomed Video Support
Integrated PC 98 – Subsystem Vendor ID support, with
auto lock bit
LED Activity Pins
ORDERING INFORMATION
OZ6833T – 208 pin TQFP
OZ6833B – 208 pin Mini-BGA
GENERAL DESCRIPTION
The OZ6833 ACPI CardBus controller provides a high
performance, synchronous, 32-bit, bus master/target
interface between computers and plug in PC Cards.
CardBus is the new 32-bit interface standard of Personal
Computer Memory Card International Association,
PCMCIA. The CardBus provides 32-bit interface with
multiplexed address and data lines. This will allow the
addition of high performance computer system
enhancements and new functions in a user-friendly way.
Further, the expansion capability of the CardBus will
provide benefits to the end user. CardBus is intended to
OZ6833
ACPI CardBus Controller
support “temporal” add-in functions on PC Cards, such as
Memory cards, Network interfaces, FAX/Modems and other
wireless communication cards, etc. The high performance
and capability of the CardBus interface will enable further
development of many new functions and applications.
The OZ6833 CardBus controller is a 33MHz PCI compliant
master/target device that attaches to the PCI bus and
manages two PC Card sockets. The PC Card sockets
support both 3.3V / 5V versions of 8/16-bit PCMCIA R2
card or 32-bit CardBus card. R2 card support is compatible
with the Intel 82365SL PCIC controller. CardBus card
support is fully compatible with the 1998 PC Card Standard
V7.0. The OZ6833 is a stand alone device. It does not
require an additional buffer chip for the two PC Card socket
interface. The OZ6833 is implemented with a complex
multiple FIFO data buffer for the PCI and CardBus interface
to provide better PCI/CardBus access.
The FIFO buffers allow the bridge to accept data from a
target bus while moving data to it, facilitating deadlock
prevention. In addition, the OZ6833 is designed with
dynamic PC Card hot insertion and removal and auto
configuration capabilities.
The OZ6833 ACPI CardBus Controller provides the power
saving mixed 5V / 3.3V capability. An advance CMOS
process minimizes system power consumption. The device
also provides a power-down mode, allowing host software
to reduce power consumption further while stopping
internal clock distribution and the clocks on PC Card
sockets. The OZ6833 is not only a CardBus bridge, but
also a socket controller. The OZ6833 supports two master
devices and arbitrates the priority of each. Further, it
supports inter CardBus direct data transfer. The register set
in the OZ6833 is the superset of the OZ67xx register set,
assuring full compatibility with existing socket/card-services
software and PC-card applications. The OZ6833 provides
the most advanced design flexibility for the PC Card
interface in notebook computer design.
To enhance the performance between the PCI bus and any
CardBus card, two buffers (each composed of 16 double
words) are added on both sides going from PCI to CardBus
or the other way around. By implementing these buffers,
the OZ6833 will not refuse data from a target bus while
moving data and preventing deadlock situations.
In order to allow maximum flexibility for system designers,
the CINT# of the PC card 32-bit may be programmed to
steer to either INTA# or INTB# of the PCI bus. Further, the
interrupts may be programmed to route through the bridge
to either PCI INT lines or IRQ interrupts on the ISA bus.
04/25/00
Copyright 1999 by O2Micro
OZ6833-DS-1.55
All Rights Reserved
Page 1

1 page




OZ6833T pdf
PIN LIST
Bold Text = Normal Default Pin Name
PCI Bus Interface Pins
Pin Name
AD[31:0]
C/BE[3:0]#
FRAME#
IRDY#
TRDY#
STOP#
IDSEL
DEVSEL#
PERR#
Description
PCI Bus Address Input/Data: These
pins connect to PCI bus signals AD[31:0].
A Bus transaction consists of an address
phase followed by one or more data
phases.
PCI Bus Command/Byte Enable: The
command signaling and byte enables are
multiplexed on the same pins. During the
address phase of a transaction,
C/BE[3:0]# are interpreted as the bus
commands. During the data phase,
C/BE[3:0]# are interpreted as byte
enables. The byte enables are to be valid
for the entirety of each data phase, and
they indicate which bytes in the 32-bit data
path are to carry meaningful data for the
current data phase.
Cycle Frame: This input indicates to the
OZ6833 that a bus transaction is
beginning. While FRAME# is asserted,
data transfers continue. When FRAME#
is de-asserted, the transaction is in its final
phases.
Initiator Ready: This input indicates the
initiating agents ability to complete the
current data phase of the transaction.
IRDY# is used in conjunction with TRDY#.
Target Ready: This output indicates
target Agents the OZ6833s ability to
complete the current data phase of the
transaction. TRDY# is used in conjunction
with IRDY#.
Stop: This output indicates the current
target is requesting the master to stop the
current transaction.
Initialization Device Select: This input is
used as a chip select during configuration
read and write transactions. This is a
point-to-point signal. IDSEL can be used
as a chip select during configuration read
and write transactions.
Device Select: This output is driven
active LOW when the PCI address is
recognized as supported, thereby acting
as the target for the current PCI cycle.
The Target must respond before timeout
occurs or the cycle will terminate.
Parity Error: The output is driven active
LOW when a data parity error is detected
during a write phase.
Pin Number
TQFP
BGA
4-5, 7-12, 16-
20, 22-24, 38-
43, 45-46, 48-
49, 51-56
B1, C1, D2, D1,
E4, E3, E2, E1,
G4, F1, G2,
G3, H4, H2,
H3, J4, M2, M3,
N4, M1, N2,
N1, P2, P1, P3,
R2, R3, T2, U1,
T3, U2, P4
13, 25, 36, 47 F4, H1, M4, R1
27 J3
29 J1
30 K2
32 L4
15 F3
31 K3
33 K1
Input
TTL
TTL
TTL
TTL
TTL
TTL
TTL
TTL
-
OZ6833
Type
I/O
Power
Rail
4
Drive
PCI Spec
I/O 4
-
I/O 4
-
I/O 4
-
I/O 4 PCI Spec
I/O 4 PCI Spec
I4
-
I/O 4 PCI Spec
TO 4 PCI Spec
OZ6833-DS-1.55
Page 5

5 Page





OZ6833T arduino
OZ6833
Name1
Description2
Pin Number
Socket A
Socket B
Qty I/O
Pwr Drive
TQFP BGA TQFP BGA
BVD2/
-SPKR/
-LED/
CAUDIO
Battery Voltage Detect 2/Speaker/ 114 P17 190
B7
1
I-PU
2 or 3
LED: In Memory Card Interface mode,
this input serves as the BVD2 (battery
warning status) input. In I/O Card
Interface mode, this input can be
-
configured as a cards -SPKR binary
audio input. For ATA or non-ATA
(SFF-68) disk-drive support, this input
can also be configured as a drive-
status LED input.
CardBus Audio: In CardBus mode,
this pin is the CAUDIO input.
BVD1/
-STSCHG/
-RI/
-CSTSCHG
Battery Voltage Detect 1/Status 118 M16 192 D6 1
Change/Ring Indicate: In Memory
Card Interface mode, this input serves
as the BVD1 (battery-dead status)
input. In I/O Card Interface mode, this
I-PU
2 or 3
-
input is the -STSCHG input, which
indicates to the OZ6833 that the cards
internal status has changed. If bit 7 of
the Interrupt and General Control
register is set to `1`, this pin serves as
the ring indicate input for wakeup-on-
ring system power management
support.
CardBus Status Change: In CardBus
mode, this pin is the CSTSCHG. This
pin can be used to generate PME#.
VS2/
Voltage Sense 2: This pin is used in 104 T16 179 C10 1 I/O-PU
1 CB-spec
CVS2
conjunction with VS1 to determine the
operating voltage of the card. This pin
is internally pulled high to the voltage
of the AuxVCC power pin under the
combined control of the external data
write bits and the CD pull up control
bits. This pin connects to PCMCIA
socket pin 57.
CardBus Voltage Sense: In CardBus
mode, these pins are the CVS2 pin.
VS1/
CVS1
Voltage Sense 1: This pin is used in
conjunction with VS2 to determine the
76
P9 152 B17 1 I/O-PU
1 CB-spec
operating voltage of the card. This pin
is internally pulled high to the voltage
of the AuxVCC power pin under the
combined control of the external data
write bits and the CD pull up control
bits. This pin connects to PCMCIA
socket pin 43.
CardBus Voltage Sense: In CardBus
mode, these pins are the CVS1 pin.
SOCKET_VCC Connect these pins to the Vcc supply 117, N17, 200,
C5,
3
PWR
-
-
of the socket (pins 17 and 51 of the
respective PCMCIA socket). These
pins can be 0, 3.3, or 5 V, depending
on card presence, card type, and
system configuration. The socket
interface outputs (listed in this table,
98, 60
T14,
U4
160,
143
A16,
F15
Table 2-2) will operate at the voltage
applied to these pins, independent of
the voltage applied to other OZ6833
pin groups.
1To differentiate the sockets in the pin diagram, all socket- specific pins have either A_ or B_ prefixes to the pin names indicated.
For example, A_A[25:0] and B_A[25:0] are the independent address buses to the sockets.
2When a socket is configured as an ATA drive interface, socket interface pin functions change.
OZ6833-DS-1.55
Page 11

11 Page







PáginasTotal 15 Páginas
PDF Descargar[ Datasheet OZ6833T.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
OZ6833ACPI CardBus ControllerETC
ETC
OZ6833BACPI CardBus ControllerETC
ETC
OZ6833TACPI CardBus ControllerETC
ETC

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar