|
|
PDF M68AW512M Data sheet ( Hoja de datos )
| Número de pieza | M68AW512M | |
| Descripción | 8 Mbit (512K x16) 3.0V Asynchronous SRAM | |
| Fabricantes | ST Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de M68AW512M (archivo pdf) en la parte inferior de esta página. Total 19 Páginas | ||
|
No Preview Available !
M68AW512M
8 Mbit (512K x16) 3.0V Asynchronous SRAM
FEATURES SUMMARY
■ SUPPLY VOLTAGE: 2.7 to 3.6V
■ 512K x 16 bits SRAM with OUTPUT ENABLE
■ EQUAL CYCLE and ACCESS TIME: 55ns
■ SINGLE BYTE READ/WRITE
■ LOW STANDBY CURRENT
■ LOW VCC DATA RETENTION: 1.5V
■ TRI-STATE COMMON I/O
■ AUTOMATIC POWER DOWN
Figure 1. Package
44
1
TSOP44 Type II (ND)
September 2004
1/19
1 page  
Figure 4. Block Diagram
W
E
UB
LB
G
M68AW512M
A18
A7
DQ15
UB
DQ0
LB
ROW
DECODER
MEMORY
ARRAY
VCC
VSS
(8) I/O CIRCUITS
COLUMN
DECODER
(8)
(8)
UB
(8)
LB
A0 A6
AI05838
5/19
5 Page 
M68AW512M
Table 7. Read and Standby Mode AC Characteristics
Symbol
Parameter
M68AW512M
55 70
Unit
tAVAV
Read Cycle Time
Min 55
70 ns
tAVQV
Address Valid to Output Valid
Max 55
70 ns
tAXQX (1) Data hold from address change
Min 5
5 ns
tBHQZ (2,3) Upper/Lower Byte Enable High to Output Hi-Z
Max 20
25 ns
tBLQV
Upper/Lower Byte Enable Low to Output Valid
Max 55
70 ns
tBLQX (1) Upper/Lower Byte Enable Low to Output Transition
Min
5
5 ns
tEHQZ (2,3) Chip Enable High to Output Hi-Z
Max 20
25 ns
tELQV
Chip Enable Low to Output Valid
Max 55
70 ns
tELQX (1) Chip Enable Low to Output Transition
Min 5
5 ns
tGHQZ (2,3) Output Enable High to Output Hi-Z
Max 20
25 ns
tGLQV
Output Enable Low to Output Valid
Max 25
35 ns
tGLQX (2) Output Enable Low to Output Transition
Min 5
5 ns
tPD (4)
Chip Enable or UB/LB High to Power Down
Max 55
70 ns
tPU (4)
Chip Enable or UB/LB Low to Power Up
Min 0
0 ns
Note: 1. Test conditions assume transition timing reference level = 0.3VCC or 0.7VCC.
2. At any given temperature and voltage condition, tGHQZ is less than tGLQX, tBHQZ is less than tBLQX and tEHQZ is less than tELQX for
any given device.
3. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output
voltage levels.
4. Tested initially and after any design or process changes that may affect these parameters.
11/19
11 Page | ||
| Páginas | Total 19 Páginas | |
| PDF Descargar | [ Datasheet M68AW512M.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| M68AW512D | 8 Mbit 512K x16 3.0V Asynchronous SRAM | ST Microelectronics |
| M68AW512M | 8 Mbit (512K x16) 3.0V Asynchronous SRAM | ST Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |