|
|
PDF M34116 Data sheet ( Hoja de datos )
| Número de pieza | M34116 | |
| Descripción | PCM CONFERENCE CALL AND TONE GENERATION CIRCUIT | |
| Fabricantes | ST Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de M34116 (archivo pdf) en la parte inferior de esta página. Total 23 Páginas | ||
|
No Preview Available !
M34116
PCM CONFERENCE CALL
AND TONE GENERATION CIRCUIT
HW AND SW COMPATIBLE WITH M116
1 TO 64 SERIAL CHANNELS PER FRAME
(CONTROLLED BY SYNC SIGNAL PERIOD)
29 MAXIMUM CONFERENCES
1 TO 64 SERIAL CHANNELS PER CONFER-
ENCES
3 SIMULTANEOUS OPERATION MODES
AVAILABLE:
CONFERENCE, TRANSPARENT AND TONE
GENERATION
TYPICAL BIT RATES:
1536/1544/2048/4096Kbits/s
COMPATIBLE WITH ALL KINDS OF PCM
FORMAT
µ AND A LAW (PIN PROGRAMMABLE)
EQUAL PRIORITY TO EVERY CHANNEL
ONE FRAME AND ONE CHANNEL DELAY
FROM SENDING TO RECEIVING
OVERFLOW INFORMATION FOR EACH CON-
FERENCE BY PIN OS (OVERFLOW SIGNAL-
LING) AND ON DATA BUS ON MPU RE-
QUEST
INSTRUCTION SET COMPATIBLE WITH M3488
PROGRAMMABLE INPUT AND OUTPUT AT-
TENUATION OR GAIN FROM 0 TO 15dB
WITH STEP OF 1dB FOR EACH CHANNEL
TONE GENERATION FROM 3.9Hz TO
3938Hz WITH MIN. STEP OF 3.9Hz
TOTAL OF 7 DIFFERENT TONE OUTPUTS
IN PARALLEL PROGRAMMABLE VIA MPU
(MAXIMUM 4 DIFFERENT FREQUENCIES
AND DURATIONS)
1 MELODY OF MAXIMUM 32 PROGRAMMA-
BLE FREQUENCIES AND DURATIONS
5V POWER SUPPLY
TTL COMPATIBLE INPUT LEVELS,
CMOS/TTL COMPATIBLE OUTPUT LEVELS
MAIN INSTRUCTIONS CONTROLLED BY MI-
CROPROCESSOR INTERFACE:
– Channel connection to a conference
– Channel attenuation or gain
– Channel disconnection from both conference
and transparent modes
– Tone and melody generation
– Overflow status
– Operating mode
– Channel status
PRELIMINARY DATA
DIP24
ORDERING NUMBER: M34116B1
PLCC28
ORDERING NUMBER: M34116C1
DESCRIPTION
The M34116 is a product specifically designed for
applications in PCM digital exchanges. It is able
to handle up to 64 channels in any conferences
combination from 1 to 29 conferences in parallel
and to generate seven different tones and one
melody.
The parties in a conference must previously be al-
located through the Digital Switching Matrix
(M3488) in a single serial wire at M34116 PCM
input (IN PCM pin).
The M34116 is full pin and function compatible
with the M116. In addition, it has the capability to
generate tone directly coded in PCM.
For the conference function, each channel is con-
verted inside the chip from PCM law to linear law
(14 bits). Then it is added to its conference, and
the sample of the previous frame is subtracted
from the conference.
In this way a new conference sum signal is gener-
ated.
The channel output signal will contain the infor-
mation of all the other channels in its conference
except its own.
After the PCM encoding, the data is serialized by
the M34116 in the same sequence as the PCM
input frame, with one frame (plus one channel)
delay and will be reallocated by the DSM (M3488)
at the final channel and bus position.
A programmable attenuation or gain can be set
on each channel and for every function: confer-
ence, tone generation and transparent mode.
January 1995
1/23
This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1 page  
M34116
ELECTRICAL CHARACTERISTICS (Tamb = 0 to 70°C, VCC = 5V ± 5%)
All DC characteristic are valid 250µs after VCC and clock have been applied. CL is the max. capacitive
load and RL the test pull up resistor.
Signal
CK
Up to
4.096MHz
CK
8.192MHz
SYNC
PCM
Input
PCM
Output
(Open
drain)
Symbol
tCK
tWL
tWH
tR
tF
tCK
tWL
tWH
tR
tF
tSL
tHL
tSH
tWH
tS
tH
tPD min.
tPD max.
RESET
WR
RD
tSL
tHL
tSH
tWH
tWL
tWH
tREP
tSH
tHH
tR
tF
tWL
tWH
tREP
tSH
tHH
tR
tF
Parameter
Clock Period
Clock Low Level Width
Clock High Level Width
Rise Time
Fall Time
Clock Period
Clock Low Level Width
Clock High Level Width
Rise Time
Fall Time
Low Level Set-up Time
Low Level Hold Time
High Level Set-up Time
High Level Width
Set-up Time
Hold Time
Propagation Time Low
Level referred to CK
Propagation Time High
level Referred to CK
Low Level Set-up Time
Low Level Hold Time
High Level Set-up Time
High Level Width
Low Level Width
High Level Width
Repetition interval
between active pulses.
High Level st-up time to
active read strobe.
High Level hold time to
active read strobe.
Rise Time
Fall Time
Low Level Width
High Level Width
Repetition interval
between active pulses.
High Level st-up time to
active read strobe.
High Level hold time to
active read strobe.
Rise Time
Fall Time
Test Condition
See note 1
CL = 50pF RL = 1KΩ
note 6
note 3 and 4
note 5
Min.
230
100
100
120
50
50
30
30
30
tCK
35
35
40
Typ.
Max.
25
25
10
10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
50
30
30
tCK
150
200
500
0
20
180
200
4 tCK
0
20
180 ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
60 ns
60 ns
ns
ns
ns
ns
ns
60 ns
60 ns
Notes:
1. With Extra Bit operating mode insert this time becomes 3 tCK.
2. With Extra Bit operating mode insert these times are 80ns longer.
3. With OPCODE (C/D = I), this time becomes 4tck (6tck if E = 1). E: extra bit indication in ”operating mode” instruction.
4. For tone generation instruction, this time becomes 4tck (6tck if E = 1) E: extra bit indication in ”operating mode” instruction.
5. With extra bit operating mode insert, this time becomes 6tck.
6. The initialization routine takes 2 frames time starting from the rising edge of RESET - Any access to the device should take place after the
initialization routine is completed. (2 frames time).
5/23
5 Page 
M34116
M34116 INSTRUCTION SET (continued)
INSTRUCTION 5: M34116 TONE GENERATION
Up to 7 Tone and 1 Melody channels may be active simultaneously. The instruction format for Tone and
Melody is the same. For each Tone channel from 1 up to 4 couples of Step/Time may be specified while
for the Melody channel from 1 up to 32 couples of Step/Time may be specified.
Note:
The Melody channel can be channel 0 or 8 or 16 or 24 etc. according to the following formula:
Melody channel number = 0 + 8 x n (n = 0, 1, 2, 3, 4, 5, 6, 7)
The Tone channel assignment follows the same rule:
Tone 1 channel number = 1 + 8 x n (n = 0, 1, 2, 3, 4, 5, 6, 7)
Tone 2 channel number = 2 + 8 x n (n = 0, 1, 2, 3, 4, 5, 6, 7)
. .. ......... .... ........ ... ..................
Tone 7 channel number = 7 + 8 x n (n = 0, 1, 2, 3, 4, 5, 6, 7)
This means that, selecting the tone 1 on the channel 9 (or and other one of its series), the channels 1,
17, 25.... can not be used for tones (or melody). The same is occuring for the tones 2...7 or the melody.
Control Signal
Data Bus
CS RD C/D WR D7 D6 D5 D4 D3 D2 D1 D0
0100
AO4 AO3 AO2 AO1 AO0
0100
C4 C3 C2 C1 C0
0110
1100
0 1 0 0 S17 S16 S15 S14 S13 S12 S11 S10
0 1 0 0 T17 T16 T15 T14 T13 T12 T11 T10
0 1 0 0 S27 S26 S25 S24 S23 S22 S21 S20
0 1 0 0 T27 T26 T25 T24 T23 T22 T21 T20
::::::::::::
optional end code:
010011111111
opcode:
0110
1100
y AO4–AO0: Output attenuation or gain (±15dB) AO4 = 1 gain, AO4 = 0 attenuation,
AO3–AO0 value in dB (0–15)
0dB attenuation or gain correspond to -6dBm0 level.
y C5–C0: Channel number (0–63)
y Sn7–Sn0: Frequency Step for the n–th note in the tone sequence (n = 1–4 for tone n = 1–32 for
melody). Step is a compressed coding of the frequency value. Given a frequency value f the value of
S7–S0 can be calculated as follow:
1) calculate the linear step
SL = round
(
f
x
32
125
)
2) apply the following table to get S7–S0 value from SL value (see also Appendix 1A and 1B).
S7 S6
Linear Step SL value (10 bit)
(SL decimal) STEP (Hz)
0 0 0 0 0 0 S5 S4 S3 S2 S1 S0 (1→64) (*)
3.9
0 0 0 0 0 1 S5 S4 S3 S2 S1 S0 (65–>127) (**) 3.9
0 1 0 0 1 S5 S4 S3 S2 S1 S0 0 (128–>254)
7.8
1 0 0 1 S5 S4 S3 S2 S1 S0 0 0 (256–>508)
15.6
1 1 1 S5 S4 S3 S2 S1 S0 0 0 0 (512–>1008)
31.2
(*) For tone 7 only; (**) For melody and tone 1-6
Note: to obtain a Pause (Silence) –> S7–S0 must be all 0’s
y End code: if Less than 4 couples of Step/Time for tone or less than 32 for melody are to be specified
then after the last couple of Step/Time a Step of all 1’s (optional end code) must be sent before the
opcode. Otherwise it must be skipped.
y Tn7–Tn0: Specify the duration of the n’th note or pause. The time increment is 32ms. To get T7–T0
value, divide the wanted duration in ms by 32 and round to integer.
Note: The minimum time between rising edges of successive WR for tone generation instruction is 4ck
periods (6ck periods if EC = 1).
11/23
11 Page | ||
| Páginas | Total 23 Páginas | |
| PDF Descargar | [ Datasheet M34116.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| M34116 | PCM CONFERENCE CALL AND TONE GENERATION CIRCUIT | ST Microelectronics |
| M34116B1 | PCM CONFERENCE CALL AND TONE GENERATION CIRCUIT | ST Microelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |