DataSheet.es    


PDF M2V56D20AKT-75 Data sheet ( Hoja de datos )

Número de pieza M2V56D20AKT-75
Descripción 256M Double Data Rate Synchronous DRAM
Fabricantes Mitsubishi 
Logotipo Mitsubishi Logotipo



Hay una vista previa y un enlace de descarga de M2V56D20AKT-75 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! M2V56D20AKT-75 Hoja de datos, Descripción, Manual

DDR SDRAM
(Rev.1.44)
Mar. '02
MITSUBISHI LSIs
M2S56D20/ 30/ 40ATP -75AL, -75A, -75L, -75, -10L, -10
M2S56D20/ 30/ 40AKT -75AL, -75A, -75L, -75, -10L, -10
256M Double Data Rate Synchronous DRAM
Contents are subject to change without notice.
DESCRIPTION
M2S56D20ATP / AKT is a 4-bank x 16777216-word x 4-bit,
M2S56D30ATP / AKT is a 4-bank x 8388608-word x 8-bit,
M2S56D40ATP/ AKT is a 4-bank x 4194304-word x 16-bit,
double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are
referenced to the rising edge of CLK.Input data is registered on both edges of data strobes, and output
data and data strobe are referenced on both edges of CLK. The M2S56D20/30/40ATP achieve very high
speed data rate up to 133MHz, and are suitable for main memory in computer systems.
FEATURES
- VDD=VDDQ=2.5V+0.2V
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions
- Commands are entered on each positive CLK edge
- Data and data mask are referenced to both edges of DQS
- 4-bank operations are controlled by BA0, BA1 (Bank Address)
- /CAS latency- 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge is controlled by A10
- 8192 refresh cycles /64ms (4 banks concurrent refresh)
- Auto refresh and Self refresh
- Row address A0-12 / Column address A0-9,11(x4)/ A0-9(x8)/ A0-8(x16)
- SSTL_2 Interface
- Both 66-pin TSOP Package and 64-pin Small TSOP Package
M2S56D*0ATP: 0.8mm lead pitch 66-pin TSOP Package
M2S56D*0AKT: 0.4mm lead pitch 64-pin Small TSOP Package
- JEDEC standard
- Low Power for the Self Refresh Current ICC6 : 2mA (-75AL , -75L , -10L)
Operating Frequencies
Max. Frequency Max. Frequency
@CL=2.0 *
@CL=2.5 *
M2S56D20/30/40ATP/AKT-75AL/-75A
133MHz
133MHz
Standard
DDR266A
M2S56D20/30/40ATP/AKT-75L/-75
100MHz
133MHz
DDR266B
M2S56D20/30/40ATP/AKT-10L/-10
100MHz
* CL = CAS(Read) Latency
125MHz
DDR200
MITSUBISHI ELECTRIC
1

1 page




M2V56D20AKT-75 pdf
DDR SDRAM
(Rev.1.44)
Mar. '02
MITSUBISHI LSIs
M2S56D20/ 30/ 40ATP -75AL, -75A, -75L, -75, -10L, -10
M2S56D20/ 30/ 40AKT -75AL, -75A, -75L, -75, -10L, -10
256M Double Data Rate Synchronous DRAM
PIN FUNCTION
SYMBOL
CLK, /CLK
TYPE
Input
CKE
Input
/CS
/RAS, /CAS, /WE
Input
Input
A0-12
Input
DESCRIPTION
Clock: CLK and /CLK are differential clock inputs. All address and control
input signals are sampled on the crossing of the positive edge of CLK and
negative edge of /CLK. Output (read) data is referenced to the crossings of
CLK and /CLK (both directions of crossing).
Clock Enable: CKE controls internal clock. When CKE is low, internal clock
for the following cycle is ceased. CKE is also used to select auto / self
refresh.After self refresh mode is started, CKE becomes asynchronous
input. Self refresh is maintained as long as CKE is low.
Chip Select: When /CS is high, any command means No Operation.
Combination of /RAS, /CAS, /WE defines basic commands.
A0-12 specify the Row / Column Address in conjunction with BA0,1. The
Row Address is specified by A0-12. The Column Address is specified by
A0-9,11(x4), A0-9(x8) and A0-8(x16). A10 is also used to indicate precharge
option. When A10 is high at a read / write command, an auto precharge is
performed. When A10 is high at a precharge command, all banks are
precharged.
BA0,1
DQ0-15(x16),
DQ0-7(x8),
DQ0-3(x4),
DQS
Input
Bank Address: BA0,1 specifies one of four banks to which a command is
applied. BA0,1 must be set with ACT, PRE, READ, WRITE commands.
Input / Output Data Input/Output: Data bus
Input / Output
Data Strobe: Output pin during Read operation, input pin during Write
operation. Edge-aligned with read data, placed at the centered of write data
to capture the write data. For the x16, LDQS corresponds to the data on
DQ0-DQ7; UDQS correspond to the data on DQ8-DQ15.
Input Data Mask: DM is an input mask signal for write data. Input data
is masked when DM is sampled HIGH along with the input data
DM
Input
during a WRITE operations. DM is sampled on both edges of DQS.
Although DM pins are input only, the DM loading matches the DQ
and DQS loading. For the x16, LDM corresponds to the data on DQ0-DQ7;
UDM corresponds to the data on DQ8-DQ15.
VDD, VSS Power Supply Power Supply for the memory array and peripheral circuitry.
VDDQ, VSSQ Power Supply VDDQ and VSSQ are supplied to the Output Buffers only.
VREF
Input
SSTL_2 reference voltage.
MITSUBISHI ELECTRIC
5

5 Page





M2V56D20AKT-75 arduino
DDR SDRAM
(Rev.1.44)
Mar. '02
MITSUBISHI LSIs
M2S56D20/ 30/ 40ATP -75AL, -75A, -75L, -75, -10L, -10
M2S56D20/ 30/ 40AKT -75AL, -75A, -75L, -75, -10L, -10
256M Double Data Rate Synchronous DRAM
FUNCTION TRUTH TABLE (continued)
Current State /CS /RAS /CAS /WE Address
PRE-
HX
CHARGING L H
X XX
H HX
L H H L BA
L H L X BA, CA, A10
L L H H BA, RA
L L H L BA, A10
LL
LL
L HX
L
L
Op-Code,
Mode-Add
ROW
ACTIVATING
H
L
L
L
X
H
H
H
X XX
H HX
H L BA
L X BA, CA, A10
L L H H BA, RA
L L H L BA, A10
L L L HX
LL
L
L
Op-Code,
Mode-Add
HX
WRITE RE-
COVERING L H
LH
X XX
H HX
H L BA
LH
LL
L X BA, CA, A10
H H BA, RA
L L H L BA, A10
L L L HX
LL
L
L
Op-Code,
Mode-Add
Command
DESEL
NOP
TERM
READ / WRITE
ACT
PRE / PREA
REFA
MRS
DESEL
NOP
TERM
READ / WRITE
ACT
PRE / PREA
REFA
MRS
DESEL
NOP
TERM
READ / WRITE
ACT
PRE / PREA
REFA
MRS
Action
NOP (Idle after tRP)
NOP (Idle after tRP)
ILLEGAL
ILLEGAL
ILLEGAL
NOP (Idle after tRP)
ILLEGAL
ILLEGAL
NOP (Row Active after tRCD)
NOP (Row Active after tRCD)
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
NOP
NOP
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Notes
2
2
2
4
2
2
2
2
2
2
2
2
MITSUBISHI ELECTRIC
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet M2V56D20AKT-75.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
M2V56D20AKT-75256M Double Data Rate Synchronous DRAMMitsubishi
Mitsubishi
M2V56D20AKT-75A256M Double Data Rate Synchronous DRAMMitsubishi
Mitsubishi
M2V56D20AKT-75AL256M Double Data Rate Synchronous DRAMMitsubishi
Mitsubishi
M2V56D20AKT-75L256M Double Data Rate Synchronous DRAMMitsubishi
Mitsubishi

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar