DataSheet.es    


PDF M29W400DT70N6E Data sheet ( Hoja de datos )

Número de pieza M29W400DT70N6E
Descripción 4 Mbit (512Kb x8 or 256Kb x16 / Boot Block) 3V Supply Flash Memory
Fabricantes ST Microelectronics 
Logotipo ST Microelectronics Logotipo



Hay una vista previa y un enlace de descarga de M29W400DT70N6E (archivo pdf) en la parte inferior de esta página.


Total 36 Páginas

No Preview Available ! M29W400DT70N6E Hoja de datos, Descripción, Manual

M29W400DT
M29W400DB
4 Mbit (512Kb x8 or 256Kb x16, Boot Block)
3V Supply Flash Memory
PRELIMINARY DATA
FEATURES SUMMARY
s SUPPLY VOLTAGE
– VCC = 2.7V to 3.6V for Program, Erase and
Read
s ACCESS TIME: 45, 55, 70ns
s PROGRAMMING TIME
– 10µs per Byte/Word typical
s 11 MEMORY BLOCKS
– 1 Boot Block (Top or Bottom Location)
– 2 Parameter and 8 Main Blocks
s PROGRAM/ERASE CONTROLLER
– Embedded Byte/Word Program algorithms
s ERASE SUSPEND and RESUME MODES
– Read and Program another Block during
Erase Suspend
s UNLOCK BYPASS PROGRAM COMMAND
– Faster Production/Batch Programming
s TEMPORARY BLOCK UNPROTECTION
MODE
s LOW POWER CONSUMPTION
– Standby and Automatic Standby
s 100,000 PROGRAM/ERASE CYCLES per
BLOCK
s ELECTRONIC SIGNATURE
– Manufacturer Code: 0020h
– Top Device Code M29W400DT: 00EEh
– Bottom Device Code M29W400DB: 00EFh
Figure 1. Packages
SO44 (M)
TSOP48 (N)
12 x 20mm
FBGA
TFBGA48 (ZA)
6 x 9mm
February 2003
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
1/36

1 page




M29W400DT70N6E pdf
M29W400DT, M29W400DB
SUMMARY DESCRIPTION
The M29W400D is a 4 Mbit (512Kb x8 or 256Kb
x16) non-volatile memory that can be read, erased
and reprogrammed. These operations can be per-
formed using a single low voltage (2.7 to 3.6V)
supply. On power-up the memory defaults to its
Read mode where it can be read in the same way
as a ROM or EPROM.
The memory is divided into blocks that can be
erased independently so it is possible to preserve
valid data while old data is erased. Each block can
be protected independently to prevent accidental
Program or Erase commands from modifying the
memory. Program and Erase commands are writ-
ten to the Command Interface of the memory. An
on-chip Program/Erase Controller simplifies the
process of programming or erasing the memory by
taking care of all of the special operations that are
required to update the memory contents.
The end of a program or erase operation can be
detected and any error conditions identified. The
command set required to control the memory is
consistent with JEDEC standards.
The blocks in the memory are asymmetrically ar-
ranged, see Figures 6 and 7, Block Addresses.
The first or last 64 Kbytes have been divided into
four additional blocks. The 16 Kbyte Boot Block
can be used for small initialization code to start the
microprocessor, the two 8 Kbyte Parameter
Blocks can be used for parameter storage and the
remaining 32K is a small Main Block where the ap-
plication may be stored.
Chip Enable, Output Enable and Write Enable sig-
nals control the bus operation of the memory.
They allow simple connection to most micropro-
cessors, often without additional logic.
The memory is offered in SO44, TSOP48 (12 x
20mm) and TFBGA48 (0.8mm pitch) packages.
The memory is supplied with all the bits erased
(set to ’1’).
Figure 2. Logic Diagram
VCC
18
A0-A17
15
DQ0-DQ14
W DQ15A–1
M29W400DT
E M29W400DB BYTE
G RB
RP
VSS
AI06853
Table 1. Signal Names
A0-A17
Address Inputs
DQ0-DQ7 Data Inputs/Outputs
DQ8-DQ14 Data Inputs/Outputs
DQ15A–1 Data Input/Output or Address Input
E Chip Enable
G Output Enable
W Write Enable
RP Reset/Block Temporary Unprotect
RB
Ready/Busy Output
(not available on SO44 package)
BYTE
Byte/Word Organization Select
VCC Supply Voltage
VSS Ground
NC Not Connected Internally
5/36

5 Page





M29W400DT70N6E arduino
M29W400DT, M29W400DB
BUS OPERATIONS
There are five standard bus operations that control
the device. These are Bus Read, Bus Write, Out-
put Disable, Standby and Automatic Standby. See
Tables 2 and 3, Bus Operations, for a summary.
Typically glitches of less than 5ns on Chip Enable
or Write Enable are ignored by the memory and do
not affect bus operations.
Bus Read. Bus Read operations read from the
memory cells, or specific registers in the Com-
mand Interface. A valid Bus Read operation in-
volves setting the desired address on the Address
Inputs, applying a Low signal, VIL, to Chip Enable
and Output Enable and keeping Write Enable
High, VIH. The Data Inputs/Outputs will output the
value, see Figure 12, Read Mode AC Waveforms,
and Table 12, Read AC Characteristics, for details
of when the output becomes valid.
Bus Write. Bus Write operations write to the
Command Interface. A valid Bus Write operation
begins by setting the desired address on the Ad-
dress Inputs. The Address Inputs are latched by
the Command Interface on the falling edge of Chip
Enable or Write Enable, whichever occurs last.
The Data Inputs/Outputs are latched by the Com-
mand Interface on the rising edge of Chip Enable
or Write Enable, whichever occurs first. Output En-
able must remain High, VIH, during the whole Bus
Write operation. See Figures 13 and 14, Write AC
Waveforms, and Tables 13 and 14, Write AC
Characteristics, for details of the timing require-
ments.
Output Disable. The Data Inputs/Outputs are in
the high impedance state when Output Enable is
High, VIH.
Standby. When Chip Enable is High, VIH, the
memory enters Standby mode and the Data In-
puts/Outputs pins are placed in the high-imped-
ance state. To reduce the Supply Current to the
Standby Supply Current, ICC2, Chip Enable should
be held within VCC ± 0.2V. For the Standby current
level see Table 11, DC Characteristics.
During program or erase operations the memory
will continue to use the Program/Erase Supply
Current, ICC3, for Program or Erase operations un-
til the operation completes.
Automatic Standby. If CMOS levels (VCC ± 0.2V)
are used to drive the bus and the bus is inactive for
150ns or more the memory enters Automatic
Standby where the internal Supply Current is re-
duced to the Standby Supply Current, ICC2. The
Data Inputs/Outputs will still output data if a Bus
Read operation is in progress.
Special Bus Operations. Additional bus opera-
tions can be performed to read the Electronic Sig-
nature and also to apply and remove Block
Protection. These bus operations are intended for
use by programming equipment and are not usu-
ally used in applications. They require VID to be
applied to some pins.
Electronic Signature. The memory has two
codes, the manufacturer code and the device
code, that can be read to identify the memory.
These codes can be read by applying the signals
listed in Tables 2 and 3, Bus Operations.
Block Protection and Blocks Unprotection.
Each block can be separately protected against
accidental Program or Erase. Protected blocks
can be unprotected to allow data to be changed.
There are two methods available for protecting
and unprotecting the blocks, one for use on pro-
gramming equipment and the other for in-system
use. Block Protect and Chip Unprotect operations
are described in Appendix B.
Table 2. Bus Operations, BYTE = VIL
Operation
E GW
Bus Read
VIL VIL VIH
Bus Write
VIL VIH VIL
Output Disable
X VIH VIH
Standby
VIH X
X
Read Manufacturer
Code
VIL
VIL
VIH
Read Device Code VIL VIL VIH
Note: X = VIL or VIH.
Address Inputs
DQ15A–1, A0-A17
Data Inputs/Outputs
DQ14-DQ8
DQ7-DQ0
Cell Address
Hi-Z
Data Output
Command Address
Hi-Z
Data Input
X
Hi-Z
Hi-Z
X
Hi-Z
Hi-Z
A0 = VIL, A1 = VIL, A9 = VID,
Others VIL or VIH
Hi-Z
20h
A0 = VIH, A1 = VIL, A9 = VID,
Others VIL or VIH
Hi-Z
EEh (M29W400DT)
EFh (M29W400DB)
11/36

11 Page







PáginasTotal 36 Páginas
PDF Descargar[ Datasheet M29W400DT70N6E.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
M29W400DT70N6E4 Mbit (512Kb x8 or 256Kb x16 / Boot Block) 3V Supply Flash MemoryST Microelectronics
ST Microelectronics
M29W400DT70N6F4 Mbit (512Kb x8 or 256Kb x16 / Boot Block) 3V Supply Flash MemoryST Microelectronics
ST Microelectronics
M29W400DT70N6T4 Mbit (512Kb x8 or 256Kb x16 / Boot Block) 3V Supply Flash MemoryST Microelectronics
ST Microelectronics

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar