DataSheet.es    


PDF SDA9253 Data sheet ( Hoja de datos )

Número de pieza SDA9253
Descripción 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM)
Fabricantes Siemens 
Logotipo Siemens Logotipo



Hay una vista previa y un enlace de descarga de SDA9253 (archivo pdf) en la parte inferior de esta página.


Total 25 Páginas

No Preview Available ! SDA9253 Hoja de datos, Descripción, Manual

2.6 MBit Dynamic Sequential Access Memory
for Television Applications (TV-SAM)
SDA 9253
Preliminary Data
Features
q 212 × 64 × 16 × 12-bit organization
q Triple port architecture
q One 16 × 12-bit input shift register
q Two 16 × 12-bit output shift registers
q Shift registers independently and simultaneously
accessible
q Continuous data flow even at maximum speed
q 40-MHz shift rate – 0.96-Gbit/s total data rate
q All inputs and outputs TTL-compatible
q Tristate outputs
q Random access of groups of 16 × 12 bits for a wide range
of applications
q Refresh-free operation possible
q 5 V ± 10 % power supply
q 0 … 70 °C operating temperature range
q Low power dissipation: 700 mW active, 28 mW standby
q Suitable for all common TV standards
q Allows flicker and noise reduction simultaneously
with only one field memory
q Applications: TV, VCR, image processing,
video printers, data compressors, delay lines,
time base correctors, HDTV
P-MQFP-64-1
CMOS IC
Type
SDA 9253
Ordering Code
Q67101-H5171
Package
P-MQFP-64-1
Semiconductor Group
1
1998-01-30

1 page




SDA9253 pdf
SDA 9253
Typical Memory Cycle Sequence
A typical application of the TV-SAM is a real-time interfield image processing combined with flicker
reduction. This can be achieved, for example, by writing and reading with 13.5-MHz clock rate via
port C and B and by simultaneously reading port A with 27-MHz double speed clock. A main cycle
of 4 consecutive RE cycles of transfer is needed:
1st. RE-cycle: Read transfer from memory to latch A
2nd. RE-cycle: Read transfer from memory to latch B
3rd. RE-cycle: Same as 1st. RE cycle
4th. RE-cycle: Write transfer from latch C to memory
Each transfer cycle is preceeded by an address cycle as shown in the diagram page 6:
For the clock rates mentioned this means a serial cycle time of 74 ns at port B and C and 37 ns at
port A. The addressing cycle time for each port is given by 16 times the serial data rate. Thus we
have an addressing cycle time of approx. 1184 ns for port B and port C. The address for port A must
be loaded every 592 ns. Since all addresses are shifted in sequentially, a RE cycle time of approx.
296 ns is necessary.
The beginning of a block of 16 serial data at port A or B is determined by RA and RB, respectively.
The end of the serial input data block at port C is controlled by WT. Since RA, RB and WT can be
independently chosen (except for small forbidden time windows when memory transfers are
executed), the serial data streams can be shifted against each other without influencing the RE
cycles.
Semiconductor Group
5
1998-01-30

5 Page





SDA9253 arduino
SDA 9253
DC Characteristics
VDD = 5 V ± 10 %; TA = 0 to 70 °C
Parameter
Symbol
Limit Values
min. typ. max.
Test enable input
high voltage
VIH OPM 4.5
5.5
Unit
V
Test disable input
low voltage
VIL OPM – 10 % 1/2 VDD1 + 10 % V
H-output voltage
VQH
L-output voltage
VQL
Input leakage current II (L)
Output leakage current IQ (L)
Average supply current ICCa
2.4
– 10
– 10
V
0.4 V
10 µA
10 µA
200 mA
Standby supply current ICCb
5 mA
Test Condition
At normal operation the
pin OPM has to be
connected to 1/2 VDD1
OPM level or left
unconnected.
See test enable input high
voltage
IOUT = – 2.5 mA
IOUT = 2.1 mA
0 V VI 6.5 V
OEA = OEB = VIH
(tSC port A = tSC min)
(tSC port B = 2 tSC min)
(tSC port C = 2 tSC min)
(tRC = tRC min)
ICCa depends on cycle rate
and on output loading.
Specified values are
measured with open
output.
(RE = OEA = OEB = VDD1)
tSC (SCA, SCB, SCAD) =
max. (tSC)
Semiconductor Group
11
1998-01-30

11 Page







PáginasTotal 25 Páginas
PDF Descargar[ Datasheet SDA9253.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
SDA9251-2X868352-Bit Dynamic Sequential Access Memory for Television Applications (TV-SAM)Siemens
Siemens
SDA92532.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM)Siemens
Siemens
SDA9254-22.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction FilterSiemens
Siemens
SDA9255SRC Scan Rate ConverterSiemens
Siemens

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar