|
|
PDF SDA5649 Data sheet ( Hoja de datos )
| Número de pieza | SDA5649 | |
| Descripción | Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder | |
| Fabricantes | Siemens | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SDA5649 (archivo pdf) en la parte inferior de esta página. Total 26 Páginas | ||
|
No Preview Available !
Expanded Decoder for Program Delivery
Control and Video Program System
EPDC / VPS Decoder
SDA 5649
SDA 5649X
Features
q Single-chip receiver for PDC data, broadcast either
– in Broadcast Data Service Packet (BDSP) 8/30/2
according to CCIR teletext system B, or
– in dedicated line no. 16 of the vertical blanking interval
(VPS)
q Reception of Unified Date and Time (UDT), Network
Identification code (NIC), and Short Program Label (SPL)
broadcast in BDSP 8/30/1
q Reception of bytes no.38 through 45 of teletext header row
containing clock time
q Low external components count
q On-chip data and sync slicer
q I2C-Bus interface for communication with external
microcontroller
q Selection of PDC/VPS operating mode software controlled
by I2C-Bus register
q Pin and software compatible to PDC/VPS Decoder
SDA 5648
q Supply voltage: 5 V ± 10 %
q Video input signal level: 0.7 Vpp to 1.4 Vpp
q Technology: CMOS
q Package: P-DIP-14-3 and P-DSO-20-1
q Operating temperature range: 0 to 70 °C
P-DIP-14-3
P-DSO-20-1
CMOS IC
Type
SDA 5649
SDA 5649X
Ordering Code
Q67100-H5156
Q67106-H5157
Package
P-DIP-14-3
P-DSO-20-1 Tape & Reel
Functional Description
The CMOS circuit SDA 5649 is intended for use in video cassette recorders to retrieve control data
of the PDC system from the data lines broadcast during the vertical blanking interval of a standard
video signal.
The SDA 5649 is devised to handle PDC data transported either in Broadcast Data Service Packet
(BDSP) 8/30 format 2 (bytes no. 13 through 25) of CCIR teletext system B or in the dedicated data
line no. 16 in the case of VPS.
Semiconductor Group
44
12.94
1 page  
SDA 5649
SDA 5649X
Circuit Description
Referring to the functional block diagram of the PDC / VPS decoder, the composite video signal with
negative going sync pulses is coupled to the pin CVBS through a capacitor which is used for
clamping the bottom of the sync pulses to an internally fixed level. The signal is passed on to the
slicer, an analogue circuitry separating the sync and the data parts of the CVBS signal, thus yielding
the digital composite sync signal VCS and a digital data signal for further processing by comparing
those signals to internally generated slicing levels.
The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other
hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is
used for deriving a system clock signal by means of a PLL and all other timing signal.
The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other
hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is
used for deriving a system clock signal by means of a PLL and all other timing signal.
The data slicer separates the data signal from the CVBS signal by comparing the video voltage to
an internally generated slicing level which is found by averaging the data signal during TV line no.
16 in the VPS mode or by averaging the data signal during the clock run-in period of the teletext
lines during the data entry window (DEW) in PDC mode.
The clock generator delivers the system clock needed for the basic timing as well as for the
regeneration of the dataclock. It is based on two phase locked loops (PLL’s) all parts of which are
integrated on chip with the exception of the loop filter components. Each of the PLL’s is composed
of a voltage controlled relaxation oscillator (VCO), a phase/frequency detector (PFD), and a charge
pump which converts the digital output signals of the PFD to an analogue current. That current is
transformed to a control voltage for the VCO by the off-chip loop filter. The generated VCO
frequencies are 10 MHz and 13.875 MHz for VPS mode and PDC mode, respectively.
All signals necessary for the control of sync and data slicing as well as for the data acquisition are
generated by the Timing block.
Depending on the selected operating mode, either teletext lines carrying 8/30 packages or the
dedicated TV line no. 16 are acquired.
In PDC mode, only teletext rows 8/30 containing Broadcast Data Service Package (BDSP)
information are acquired. The relevant bytes of 8/30 format 1 (8/30/1) and 8/30 format 2 (8/30/2) are
extracted. The 8/30/1-bytes are stored in the acquisition register in a transparent way without any
bit manipulation, whereas the Hamming coded bytes of packet 8/30/2 are Hamming-checked and
bytes with one bit error are corrected. The storage of error free or corrected 8/30/2-data bytes in the
transfer register to the I2C-Bus is signalled by the DAVN output going low.
In VPS mode, the extracted data bits of TV line no. 16 are checked for biphase errors. With no
biphase errors encountered, the acquired bytes are stored in the transfer register to the I2C-Bus.
That transfer is signalled by a H/L transition of the DAVN output, as well.
In both operating modes data are updated when a new data line has been received, provided that
the chip is not accessed via the I2C-Bus at the same time.
A micro controller can read the stored bytes via the I2C-Bus interface at any time. However, one
must be aware that the storage of new data from the acquisition interface is inhibited as long as the
PDC decoder is being accessed via the I2C-Bus.
Semiconductor Group
48
5 Page 
I2C-Bus
Byte 10
Byte 11
Byte 12
Byte 13
Format 1
bit7 byte 22
6
5
4
3
2
1
0
bit7 byte 23
6
5
4
3
2
1
0
bit7 byte 24
6
5
4
3
2
1
0
bit7 byte 25
6
5
4
3
2
1
0
PDC Packet 8/30
Format 2
bit 0
1
2
3
4
5
6
7
bit 0
1
2
3
4
5
6
7
bit 0
1
2
3
4
5
6
7
bit 0
1
2
3
4
5
6
7
SDA 5649
SDA 5649X
VPS Mode
Semiconductor Group
54
11 Page | ||
| Páginas | Total 26 Páginas | |
| PDF Descargar | [ Datasheet SDA5649.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SDA5642 | 1-Chip-VPS-Decoder | Siemens |
| SDA5642-6 | VPS-Decoder | Siemens |
| SDA5642-6X | VPS-Decoder | Siemens |
| SDA5642X | 1-Chip-VPS-Decoder | Siemens |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |