DataSheet.es    


PDF MACH211SP-15VC Data sheet ( Hoja de datos )

Número de pieza MACH211SP-15VC
Descripción High-Density EE CMOS Programmable Logic
Fabricantes Advanced Micro Devices 
Logotipo Advanced Micro Devices Logotipo



Hay una vista previa y un enlace de descarga de MACH211SP-15VC (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! MACH211SP-15VC Hoja de datos, Descripción, Manual

FINAL
COM’L: -7.5/10/12/15/20 IND: -10/12/14/18/24
MACH211SP-7/10/12/15/20
High-Density EE CMOS Programmable Logic
DISTINCTIVE CHARACTERISTICS
s JTAG-Compatible, 5-V in-system programming
s 44 Pins
s 64 Macrocells
s 7.5 ns tPD Commercial
10 ns tPD Industrial
s 133 MHz fCNT
s 34 Bus-Friendly™ Inputs and I/Os
s Peripheral Component Interconnect (PCI)
compliant (-7/-10)
s Programmable power-down mode
s 32 Outputs
s 64 Flip-flops; 2 clock choices
s 4 “PAL26V16” blocks with buried macrocells
s Improved routing over the MACH210
IN-SYSTEM PROGRAMMING
In-system programming allows the MACH211SP to be
programmed while soldered onto a system board. Pro-
gramming the MACH211SP in-system yields numer-
ous benefits at all stages of development: prototyping,
manufacturing, and in the field. Since insertion into a
programmer isn’t needed, multiple handling steps and
the resulting bent leads are eliminated. The design can
be modified in-system for design changes and debug-
ging while prototyping, programming boards in produc-
tion, and field upgrades.
The MACH211SP offers advantages not available in
other CPLD architectures with in-system programming.
MACH devices have extensive routing resources for
pin-out retention; design changes resulting in pin-out
changes for other CPLDs cancel the advantages of
in-system programming. The MACH211SP can be em-
ployed in any JTAG (IEEE 1149.1) compliant chain.
GENERAL DESCRIPTION
The MACH211SP is a member of AMD’s EE CMOS
Performance Plus MACH® 2 device family. This device
has approximately six times the logic macrocell capa-
bility of the popular PAL22V10 without loss of speed.
The MACH211SP consists of four PAL® blocks inter-
connected by a programmable switch matrix. The four
PAL blocks are essentially “PAL26V16” structures com-
plete with product-term arrays and programmable
macrocells, which can be programmed as high speed
or low power, and buried macrocells. The switch matrix
connects the PAL blocks to each other and to all input
pins, providing a high degree of connectivity between
the fully-connected PAL blocks. This allows designs to
be placed and routed efficiently.
The MACH211SP has two kinds of macrocell: output
and buried. The MACH211SP output macrocell pro-
vides registered, latched, or combinatorial outputs with
programmable polarity. If a registered configuration is
chosen, the register can be configured as D-type or
T-type to help reduce the number of product terms. The
register type decision can be made by the designer or
by the software. All output macrocells can be con-
nected to an I/O cell. If a buried macrocell is desired,
the internal feedback path from the macrocell can be
used, which frees up the I/O pin for use as an input.
The MACH211SP has dedicated buried macrocells
which, in addition to the capabilities of the output
macrocell, also provide input registers or latches for
use in synchronizing signals and reducing setup time
requirements.
The MACH211SP is an enhanced version of the
MACH211, adding the JTAG-compatible in-system pro-
gramming feature.
Publication# 20405 Rev: B Amendment/0
Issue Date: February 1996

1 page




MACH211SP-15VC pdf
ORDERING INFORMATION
Commercial Products
AMD programmable logic products for commercial applications are available with several ordering options. The order number
(Valid Combination) is formed by a combination of:
MACH 211 SP -7 J C
FAMILY TYPE
MACH = Macro Array CMOS High-Speed
DEVICE NUMBER
211 = 64 Macrocells, 44 Pins,
Power-Down mode,
Bus-Friendly Inputs and I/Os
PRODUCT DESIGNATION
SP = In-system Programmable
OPTIONAL PROCESSING
Blank = Standard Processing
OPERATING CONDITIONS
C = Commercial (0°C to +70°C)
PACKAGE TYPE
J = 44-Pin Plastic Leaded Chip
Carrier (PL 044)
V = 44-Pin Thin Quad Flat Pack
(PQT044)
SPEED
-7 = 7.5 ns tPD
-10 = 10 ns tPD
-12 = 12 ns tPD
-15 = 15 ns tPD
-20 = 20 ns tPD
Valid Combinations
MACH211SP-7
MACH211SP-10
MACH211SP-12
JC, VC
MACH211SP-15
MACH211SP-20
Valid Combinations
The Valid Combinations table lists configurations planned to
be supported in volume for this device. Consult the local AMD
sales office to confirm availability of specific valid combina-
tions and to check on newly released combinations.
MACH211SP-7/10/12/15/20 (Com’l)
5

5 Page





MACH211SP-15VC arduino
CAPACITANCE (Note 1)
Parameter
Symbol
Parameter Description
CIN
COUT
Input Capacitance
Output Capacitance
VIN = 2.0 V
VOUT = 2.0 V
Test Conditions
VCC = 5.0 V, TA = 25°C
f = 1 MHz
Typ Unit
6 pF
8 pF
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
Parameter
Symbol
Parameter Description
-7
Min Max
tPD Input, I/O, or Feedback to Combinatorial Output (Note 3)
tS
Setup Time from Input, I/O, or Feedback to Clock
(Note 3)
D-type
T-type
7.5
5.5
6.5
tH
tCO
tWL
tWH
fMAX
Register Data Hold Time
Clock to Output (Note 3)
Clock Width
Maximum
Frequency
(Note 1)
External Feedback
1/(tS + tCO)
Internal Feedback (fCNT)
LOW
HIGH
D-type
T-type
D-type
T-type
0
4.5
3
3
100
91
133
125
tSL
tHL
tGO
tGWL
tPDL
No Feedback
1/(tWL + tWH)
Setup Time from Input, I/O, or Feedback to Gate
Latch Data Hold Time
Gate to Output
Gate Width LOW
Input, I/O, or Feedback to Output Through Transparent Input or
Output Latch
166.7
5.5
0
3
7
9.5
tSIR Input Register Setup Time
tHIR Input Register Hold Time
tICO Input Register Clock to Combinatorial Output
tICS Input Register Clock to Output Register Setup
D-type
T-type
2
2
11
9
10
tWICL
tWICH
fMAXIR
tSIL
tHIL
tIGO
tIGOL
tSLL
Input Register Clock Width
LOW
HIGH
3
3
Maximum Input Register Frequency
166.7
Input Latch Setup Time
2
Input Latch Hold Time
2
Input Latch Gate to Combinatorial Output
Input Latch Gate to Output Through Transparent Output Latch
Setup Time from Input, I/O, or Feedback Through Transparent Input
Latch to Output Latch Gate
7.5
12
14
-10
Min Max
10
6.5
7.5
0
6
5
5
80
74
100
91
100
6.5
0
7
5
12
2
2
13
10
11
5
5
100
2
2
14
16
8.5
Unit
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
MACH211SP-7/10 (Com’l)
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet MACH211SP-15VC.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
MACH211SP-15VCHigh-Density EE CMOS Programmable LogicAdvanced Micro Devices
Advanced Micro Devices

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar