DataSheet.es    


PDF MACH210-20JC Data sheet ( Hoja de datos )

Número de pieza MACH210-20JC
Descripción High-Density EE CMOS Programmable Logic
Fabricantes Lattice 
Logotipo Lattice Logotipo



Hay una vista previa y un enlace de descarga de MACH210-20JC (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! MACH210-20JC Hoja de datos, Descripción, Manual

FINAL
COM’L: -7/10/12/15/20, Q-12/15/20
MACH210A-7/10/12
MACH210-12/15/20
MACH210AQ-12/15/20
High-Density EE CMOS Programmable Logic
IND: -12/14/18/24
Lattice Semiconductor
DISTINCTIVE CHARACTERISTICS
44 Pins
64 Macrocells
7.5 ns tPD Commercial
12 ns tPD Industrial
133 MHz fCNT
38 Inputs; 210A Inputs have built-in pull-up
resistors
Peripheral Component Interconnect (PCI)
compliant
32 Outputs
64 Flip-flops; 2 clock choices
4 “PAL22V16” blocks with buried macrocells
Pin-compatible with MACH110, MACH111,
MACH211, and MACH215
GENERAL DESCRIPTION
The MACH210 is a member of the high-performance
EE CMOS MACH 2 device family. This device has
approximately six times the logic macrocell capability of
the popular PAL22V10 without loss of speed.
The MACH210 consists of four PAL blocks intercon-
nected by a programmable switch matrix. The four PAL
blocks are essentially “PAL22V16” structures complete
with product-term arrays and programmable macro-
cells, including additional buried macrocells. The switch
matrix connects the PAL blocks to each other and to all
input pins, providing a high degree of connectivity
between the fully-connected PAL blocks. This allows
designs to be placed and routed efficiently.
The MACH210 has two kinds of macrocell: output and
buried. The MACH210 output macrocell provides regis-
tered, latched, or combinatorial outputs with program-
mable polarity. If a registered configuration is chosen,
the register can be configured as D-type or T-type to
help reduce the number of product terms. The register
type decision can be made by the designer or by the
software. All output macrocells can be connected to an
I/O cell. If a buried macrocell is desired, the internal
feedback path from the macrocell can be used, which
frees up the I/O pin for use as an input.
The MACH210 has dedicated buried macrocells which,
in addition to the capabilities of the output macrocell,
also provide input registers or latches for use in
synchronizing signals and reducing setup time require-
ments.
Publication# 14128 Rev. I Amendment /0
Issue Date: May 1995

1 page




MACH210-20JC pdf
ORDERING INFORMATION
Commercial Products
Programmable logic products for commercial applications are available with several ordering options. The order number
(Valid Combination) is formed by a combination of:
MACH 210A -7 J C
FAMILY TYPE
MACH = Macro Array CMOS High-Speed
DEVICE NUMBER
210 = 64 Macrocells, 44 Pins
210A = 64 Macrocells, 44 Pins, Input Pull-Up Resistors
210AQ = 64 Macrocells, 44 Pins, Input Pull-Up Resistors,
Quarter Power
SPEED
-7 = 7.5 ns tPD
-10 = 10 ns tPD
-12 = 12 ns tPD
-15 = 15 ns tPD
-20 = 20 ns tPD
Valid Combinations
MACH210A-7
MACH210A-10
MACH210A-12
MACH210-12
MACH210-15
MACH210-20
MACH210AQ-12
MACH210AQ-15
MACH210AQ-20
JC,
VC
JC
OPTIONAL PROCESSING
Blank = Standard Processing
OPERATING CONDITIONS
C = Commercial (0°C to +70°C)
PACKAGE TYPE
J = 44-Pin Plastic Leaded Chip
Carrier (PL 044)
V = 44-Pin Thin Quad Flat Pack
(PQT044)
Valid Combinations
The Valid Combinations table lists configurations
planned to be supported in volume for this device. Con-
sult your local sales office to confirm availability of
specific valid combinations or to check on newly re-
leased combinations.
MACH210-7/10/12/15/20, Q-12/15/20 (Com’l)
5

5 Page





MACH210-20JC arduino
CAPACITANCE (Note 1)
Parameter
Symbol
Parameter Description
CIN Input Capacitance
COUT
Output Capacitance
Test Conditions
VIN = 2.0 V
VCC = 5.0 V, TA = 25°C,
VOUT = 2.0 V f = 1 MHz
Typ Unit
6 pF
8 pF
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges
Parameter
Symbol Parameter Description
-7
Min Max
tPD Input, I/O, or Feedback to Combinatorial Output
7.5
tS Setup Time from Input, I/O or Feedback to Clock
D-Type
T-Type
5.5
6.5
tH Register Data Hold Time
0
tCO Clock to Output
5
tWL Clock Width
LOW
3
tWH
fMAX
External Feedback
Maximum
Frequency
Internal Feedback (fCNT)
HIGH
D-Type
T-Type
D-Type
T-Type
3
100
91
133
125
No Feedback
166.7
tSL Setup Time from Input, I/O, or Feedback to Gate
5.5
tHL Latch Data Hold Time
0
tGO Gate to Output
6
tGWL
Gate Width LOW
3
tPDL Input, I/O, or Feedback to Output Through
Transparent Input or Output Latch
9.5
tSIR Input Register Setup Time
2
tHIR Input Register Hold Time
2
tICO Input Register Clock to Combinatorial Output
11
tICS Input Register Clock to Output Register Setup
D-Type
T-Type
9
10
tWICL
Input Register Clock Width
LOW
3
tWICH
HIGH
3
fMAXIR
Maximum Input Register Frequency
166.7
tSIL Input Latch Setup Time
2
tHIL Input Latch Hold Time
2
tIGO Input Latch Gate to Combinatorial Output
12
tIGOL
Input Latch Gate to Output Through Transparent Output Latch
14
tSLL Setup Time from Input, I/O, or Feedback Through
Transparent Input Latch to Output Latch Gate
7.5
Unit
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
MACH210A-7 (Com’l)
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet MACH210-20JC.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
MACH210-20JCHigh-Density EE CMOS Programmable LogicLattice
Lattice

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar