DataSheet.es    


PDF M66221FP Data sheet ( Hoja de datos )

Número de pieza M66221FP
Descripción 256 x 9-BIT MAIL-BOX
Fabricantes Mitsubishi 
Logotipo Mitsubishi Logotipo



Hay una vista previa y un enlace de descarga de M66221FP (archivo pdf) en la parte inferior de esta página.


Total 11 Páginas

No Preview Available ! M66221FP Hoja de datos, Descripción, Manual

MITMSIUTBSUISBHIISHDIIGDITIGAILTAALSSAPSSP
M6622M16S62P21/SFPP/FP
2562×569-×BI9T-BMITAIML-ABIOL-XBOX
DESCRIPTION
The M66221 is a mail box that incorporates a complete CMOS shared
memory cell of 256 × 9-bit configuration using high-performance silicon
gate CMOS process technology, and is equipped with two access
ports of A and B.
Access ports A and B are equipped with independent addresses CS,
WE and OE control pins and I/O pins to allow independent and
asynchronous read/write operations from/to shared memory
individually. This product also incorporates a port adjustment
arbitration function in address contention from both ports.
FEATURES
• Memory configuration of 256 × 9 bits
• High-speed access, address access time 40ns (typ.)
• Complete asynchronous accessibility from ports A and B
• Completely static operation
• Built-in port arbitration function
• Low power dissipation CMOS design
• 5V single power supply
• Not Ready output pin is provided (open drain output)
• TTL direct-coupled I/O
• 3-state output for I/O pins.
APPLICATION
Inter-MPU data transfer memory, buffer memory for image processing
system.
FUNCTION
The M66221 is a mail box most suitable for inter-MPU data transfer
which is used in a multiport mode. Provision of two pairs of addresses
and data buses in its shared memory cell of 256 × 9 bit configuration
allows independent and asynchronous read/write operations from/to
two access ports of A and B individually.
This allows access to shared memory as simple RAM when viewing
from one MPU. The concurrent accessibility to shared memory from
two MPUs provides remarkable improvement of a multiport mode
processor system in throughput.
The arbitration function incorporated in the chip decides the first-in
port to assign a higher priority to the access from one MPU, even if
two MPUs contend for selection of the same address in shared
memory from ports A and B. A Not Ready signal “L” is output to the
last-in port and invalidates any access from the other MPU.
As a write operation to memory, one of addresses A0 to A7 is specified.
The CS signal is set to “L” to place one of I/O pins in the input mode.
Also, the WE signal is set to “L”. Data at the I/O pin is thus written
into memory.
As a read operation, the WE signal is set to “H”. Both CS signal and
OE signal are set to “L” to place one of I/O pins in the output mode.
One of addresses A0 to A7 is specified. Data at the specified address
is output to the I/O pin.
When the CS signal is set to “H”, the chip enters a non-select state
which inhibits a read and write operation. At this time, the output is
placed in the floating state (high impedance state), thus allowing OR
tie with another chip. When the OE signal is set to “H”, the output
enters the floating state. In the I/O bus mode, setting the OE signal
to “H” at a write time avoids contention of I/O bus data. When the CS
signal is set to Vcc, the output enters the full stand-by state to minimize
supply current (See Tables 1 and 2).
PIN CONFIGURATION (Top view)
CHIP SELECT INPUT CSA1
WRITE ENABLE INPUT WEA2
NOT READY
OUTPUT
Not
Ready
A
3
OUTPUT ENABLE INPUT OEA4
NC 5
A0A6
A1A7
A PORT
ADDRESS
INPUT
A2A8
A3A9
A4A10
A5A11
A6A12
A7A13
A PORT
DATA I/O
NC 14
I/O0A15
I/O1A
16
I/O2A
17
I/O3A18
I/O4A19
I/O5A
20
I/O6A
21
I/O7A22
I/O8A
23
GND 24
48 VCC
47 CSB CHIP SELECT INPUT
46 WEB WRITE ENABLE INPUT
45
Not Ready B
NOT READY
OUTPUT
44 OEB OUTPUT ENABLE INPUT
43 NC
42 A0B
41 A1B
40 A2B
39 A3B B PORT
38 A4B
ADDRESS
INPUT
37 A5B
36 A6B
35 A7B
34 NC
33 I/O8B
32
I/O7B
31
I/O6B
30
29
28
I/O5B
I/O4B
I/O3B
B PORT
DATA I/O
27
I/O2B
26 I/O1B
25
I/O0B
Outline 48P4B
CHIP SELECT INPUT CSA1
WRITE ENABLE INPUT WEA2
NOT READY
OUTPUT
Not
Ready
A
3
OUTPUT ENABLE INPUT OEA4
NC 5
NC 6
A0A7
A1A8
A2A9
A PORT
ADDRESS
INPUT
A3A10
A4A11
A5A12
A6A13
A7A14
NC 15
NC 16
A PORT
DATA I/O
I/O0A17
I/O1A
18
I/O2A
19
I/O3A
20
I/O4A21
I/O5A
22
I/O6A
23
I/O7A24
I/O8A
25
GND 26
52 VCC
51 CSB CHIP SELECT INPUT
50 WEB WRITE ENABLE INPUT
49
Not Ready B
NOT READY
OUTPUT
48 OEB OUTPUT ENABLE INPUT
47 NC
46 NC
45 A0B
44 A1B
43 A2B
42 A3B B PORT
41 A4B
ADDRESS
INPUT
40 A5B
39 A6B
38 A7B
37 NC
36 NC
35 I/O8B
34
I/O7B
33
I/O6B
32
31
30
I/O5B
I/O4B
I/O3B
B PORT
DATA I/O
29
I/O2B
28 I/O1B
27
I/O0B
Outline 52P2G-A NC: No Connection
1

1 page




M66221FP pdf
MITSUBISHI DIGITAL ASSP
M66221SP/FP
ABSOLUTE MAXIMUM RATINGS (Ta = 0 ~ 70°C, unless otherwise noted)
Symbol
VCC
VI
VO
Pd
Tstg
Parameter
Supply voltage
Input voltage
Output voltage
Maximum power dissipation
Storage temperature range
Conditions
When defining GND pin as a
reference.
Ta = 25°C
256 × 9-BIT MAIL-BOX
Ratings
–0.3 ~ +7.0
–0.3 ~ VCC + 0.3
0 ~ VCC
800
–65 ~ 150
Unit
V
V
V
mW
°C
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
GND
VI
Topr
Parameter
Supply voltage
Ground
Input voltage
Operating temperature range
Min.
4.5
0
0
Limits
Typ.
5.0
0
Max.
5.5
VCC
70
Unit
V
V
V
°C
ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, Vcc=5V±10%, unless otherwise noted)
Symbol
Parameter
Test conditions
VIH
VIL
VOH
VOL
VOL
IIH
IIL
IOZH
IOZL
ICC
ISB1
ISB2
“H” input voltage
“L” input voltage
“H” output voltage (I/O)
“L” output voltage (I/O)
Open drain “L” output voltage (Not Ready)
“H” input current
“L” input current
Off state “H” output current
Off state “L” output current
Static current dissipation (active)
Two-port stand-by
One-port stand-by
IOH = –2mA
IOL = 4mA
IOL = 8mA
VI = VCC
VI = GND
CS = VIH or OE = VIH
VO = VCC
CS = VIH or OE = VIH
VO = GND
CS < 0.2V,
Another input VIN > VCC – 0.2V
or VIN < 0.2V, Output pin open
CSA, CSB = VIH
CSA or CSB = VIH
IOUT = 0mA
(Active port output pin open)
ISB3 Two-port full stand-by
CSA, CSB > VCC – 0.2V
Another input VIN > VCC – 0.2V
or VIN < 0.2V
ISB4 One-port full stand-by
CSA or CSB > VCC – 0.2V
Another input VIN > VCC – 0.2V
or VIN < 0.2V, IOUT = 0mA
(Active port output pin open)
CI Input capacitance
CO Output capacitance in off state
Notes 3: The direction in which current flows into the IC is defined as positive (no sign).
4: The above typical values are standard values for VCC = 5V and Ta = 25°C.
Min.
2.2
–0.3
2.4
Limits
Typ.
Max.
VCC+0.3
0.8
0.5
0.5
10.0
–10.0
Unit
V
V
V
V
V
µA
µA
10.0 µA
–10.0
µA
60 mA
5 mA
60 mA
0.1 mA
30 mA
10 pF
15 pF
5

5 Page





M66221FP arduino
MITSUBISHI DIGITAL ASSP
M66221SP/FP
256 × 9-BIT MAIL-BOX
SWITCHING CHARACTERISTICS MEASUREMENT CIRCUIT
Input pulse level
: VIH = 3.0V, VIL = 0V
Input pulse rise/fall time
: tr/tf = 5ns
Input timing reference voltage : 1.5V
Output timing decision voltage : 1.5V
Output load
: Figure 1 ~ 3 (The capacitance includes stray wiring capacitance and the probe input capacitance.)
+ 5V + 5V + 5V
1250
1250
575
I/O I/O Not Ready
775
100pF
775
5pF
50pF
Fig 1. I/O Output Load
Fig 2. I/O Output Load
(to ten, tdis)
Fig 3. Not Ready Output Load
11

11 Page







PáginasTotal 11 Páginas
PDF Descargar[ Datasheet M66221FP.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
M66221FP256 x 9-BIT MAIL-BOXMitsubishi
Mitsubishi

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar