DataSheet.es    


PDF M66010FP Data sheet ( Hoja de datos )

Número de pieza M66010FP
Descripción 24-BIT I/O EXPANDER
Fabricantes Mitsubishi 
Logotipo Mitsubishi Logotipo



Hay una vista previa y un enlace de descarga de M66010FP (archivo pdf) en la parte inferior de esta página.


Total 5 Páginas

No Preview Available ! M66010FP Hoja de datos, Descripción, Manual

MITMSITUSBUISBHISI HDI IGDIITGAITLAALSASSPSP
M6601M06F60P10/FGPP/GP
24-2B4IT-BII/TOI/EOXEPAXNPADNEDRER
DESCRIPTION
M66010 Semiconductor Integrated Circuit inputs 24-bit data
in series and outputs it in parallel and vice versa, using shift
register function.
Equipped with 2 independent shift registers, one for serial-to-
parallel, the other for parallel-to-serial, this IC is able to read
serial input data into a shift register while converting data
from parallel to serial. Parallel input/output pins are set to in-
put or output according to the bit.
The M66010 is useful in a wide range of applications, such as
MCU (micro controller unit) input/output port extension and
serial bus system data communication.
FEATURES
• Two-way serial data communication with MCU
• Serial data intake possible during parallel-to-serial conver-
sion
• Parallel input/output switchable according to the bit
• Low power dissipation: 100µW maximum per package
(VCC =5V, Ta = 25˚C, quiescent)
• Schmidt input (DI, CLK, S, CS)
• Open drain output (DO, D1 thru D24)
• Parallel data input and output (D1 thru D24)
• Wide operating supply voltage range (VCC = 2V ~ 6V)
APPLICATION
MCU-related serial-parallel data conversion, serial bus con-
trol by MCU, etc.
FUNCTION
The M66010 is produced by using the silicon gate CMOS
(complementary metal-oxide semiconductor) technology. It is
distinguished for low power dissipation and high noise resis-
tance.
Because two independent shift registers are built in, one for
serial-to-parallel, the other for parallel-to-serial, this IC is able
to read serial input data into a shift register while converting
parallel data into serial data.
One cycle of latching 24-bit parallel data and outputing it in
series while taking in serial data from MCU is initiated by
CS’s shift from “H” to “L”. At CS fall edges, 24-bit parallel data
is latched, and output in series from pin DO synchronously
with shift clock fall edges. At shift clock rise edges, serial data
is taken in from MCU via pin DI. The data is read into shift reg-
ister. The 25th and following shift clock pulses are ignored
and read-in operation is masked. The pin D0 status shifts to
high-impedance. As CS is then shifted from “L” to “H”, 24-bit
serial data taken in via pin DI is output in parallel to pins D1
thru D24. Because parallel output pins are the n-channel
open drain output type, write data “H” for pins which should
be set to input.
PIN CONFIGURATION (TOP VIEW)
SERIAL DATA OUTPUT D0 1 DO D1 32 D1
SERIAL DATA INPUT D1 2 DI D2 31 D2
CLOCK INPUT CLK 3 CLK D3 30 D3
CHIP SELECT INPUT CS 4 CS D4 29 D4
VCC 5
D5 28 D5
SET INPUT S 6 S D6 27 D6
GND 7
D7 26 D7 PARALLEL
D24 8 D24 D8 25 D8 DATA
D23 9 D23 D9 24 D9 I/O
D22 10 D22 D10 23 D10
PARALLEL
DATA
D21
11
D21 D11
22 D11
I/O D20 12 D20 D12 21 D12
D19 13 D19 D13 20 D13
D18 14 D18 D14 19 D14
D17 15 D17 D15 18 D15
GND 16
D16 17 D16
Outline 32P2W-A
32P2U-B
OPERATION
(1) When power is turned on, the status of pins D0 and D1
thru D24 is unstable. Their status turns high-impedance
when S is shifted to “L”.
(2) At CS fall edges, the status of pins D1 thru D24 is loaded
on shift register 1.
(3) At CLK fall edges, 24-bit data loaded as described above
is output in series from pin D0.
(4) At CLK rise edges, 24-bit serial data is taken in from pin
DI and written on shift register 2.
(5) The 25th and following CLK pulses are ignored, and serial
data write is discontinued. Pin D0 status turns high-imped-
ance.
(6) At CS rise edges, data written as described in (4) is output
to pins D1 thru D24.
(7) Shift register 1 loads data added from outside as well as
AND tie data which has the same contents as data latched
by serial output latch.
(8) If the CS rises before CLK reaches the 24th bit, parallel
output latch latches data which has been written on shift
register, and output it to pins D1 thru D24.
(9) Pins D1 thru D24 are switched between input and output
according to serial data input to pin DI. Pins for which “H”
is written are set to input.
1

1 page




M66010FP pdf
TIMING CHARTS
CLK
DO
tw
50% 50%
tPLZ
10%
tw
50%
tPZL
50%
VCC
GND
VOL
S
CS
CS
D1~D24
tw
50% 50%
tPLZ
10%
tw
50% 50%
tPZL
50%
VCC
GND
VOL
S
DO
D1~D24
tw
50%
tPLZ
50%
10%
VCC
GND
VOL
DI
CLK
50%
tsu
th
50%
50%
VCC
GND
VCC
GND
D1~D24
CS
50%
tsu
th
50%
50%
VCC
GND
VCC
GND
MITSUBISHI DIGITAL ASSP
M66010FP/GP
24-BIT I/O EXPANDER
50%
trec
50%
VCC
GND
VCC
GND
CS
CLK
50%
tsu
50%
50%
th
50%
VCC
GND
VCC
GND
5

5 Page










PáginasTotal 5 Páginas
PDF Descargar[ Datasheet M66010FP.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
M66010FP24-BIT I/O EXPANDERMitsubishi
Mitsubishi

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar