DataSheet.es    


PDF M5M5V32R16J-12 Data sheet ( Hoja de datos )

Número de pieza M5M5V32R16J-12
Descripción 524288-BIT (32768-WORD BY 16-BIT) CMOS STATIC RAM
Fabricantes Mitsubishi 
Logotipo Mitsubishi Logotipo



Hay una vista previa y un enlace de descarga de M5M5V32R16J-12 (archivo pdf) en la parte inferior de esta página.


Total 8 Páginas

No Preview Available ! M5M5V32R16J-12 Hoja de datos, Descripción, Manual

1997.01.22
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
MITSUBISHI LSIs
M5M5V32R16J,TP-10,-12,-15
524288-BIT (32768-WORD BY 16-BIT) CMOS STATIC RAM
DESCRIPTION
The M5M5V32R16 is a family of 32768-word by 16-bit
static RAMs, fabricated with the high performance CMOS
process and designed for high speed application. These
devices operate on a single 3.3V supply, and are directly
TTL compatible.
They include a power down feature as well. In write
and read cycles, the lower and upper bytes are able
to be controled either togethe or separately by /LB
and /UB.
FEATURES
Fast access time M5M5V32R16J,TP-10 10ns(max)
M5M5V32R16J,TP-12 12ns(max)
M5M5V32R16J,TP-15 15ns(max)
Low power dissipation Active
297mW(typ)
Stand by
0.33mW(typ)
Single +3.3V power supply
Fully static operation : No clocks, No refresh
Common data I/O
Easy memory expansion by /S
Three-state outputs : OR-tie capability
OE prevents data contention in the I/O bus
Directly TTL compatible : All inputs and outputs
Separate control of lower and upper bytes by /LB and /UB
PIN CONFIGURATION (TOP VIEW)
N.C
A3
ADDRESS
INPUTS
A2
A1
CHIP
SELECT
INPUTS
DATA
INPUTS/
OUTPUTS
A0
/S
DQ1
DQ2
DQ3
DQ4
(3.3V) Vcc
(0V) GND
DATA
INPUTS/
OUTPUTS
DQ5
DQ6
DQ7
WRITE
CONTROL
INPUT
DQ8
/W
A14
ADDRESS
INPUTS
A13
A12
A11
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44 A4
43
A5
ADDRESS
INPUTS
42 A6
41
/OE
OUTPUT
ENABLE
40
/UB BYTE
CONTROL
39 /LB INPUTS
38 DQ16
35
DQ15
DATA
INPUTS/
36 DQ14 OUTPUTS
35 DQ13
34 GND (0V)
33 Vcc (3.3V)
32 DQ12
31
DQ11
DATA
INPUTS/
30 DQ10 OUTPUTS
29 DQ9
28 NC
27 A7
26 A8 ADDRESS
25 A9
INPUTS
24 A10
23 NC
Outline 44P0K(J)
44P3W-H(TP)
APPLICATION
High-speed memory system
FUNCTION
The operation mode of the M5M5V32R16 is
determined by a combination of the device control
inputs /S, /W, /OE, /LB, and /UB. Each mode is
summarized in the function table.
A write cycle is executed whenever the low level /W
overlaps with low level /LB and/or low level /UB and low
level /S. The address must be set-up before write cycle
and must be stable during the entire cycle.
The data is latched into a cell on the traling edge of
/W, /LB, /UB or /S, whichever occurs first, requiring the
set-up and hold time relative to these edge to be
maintained. The output enable input /OE directly
controls the output stage. Setting the /OE at a high
level, the output stage is in a high impedance state, and
the data bus contention problem in the write cycle is
eliminated.
A read cycle is excuted by setting W at a high level
and /OE at a low level while /LB and/or /UB and /S are
in an active state. (/LB and/or /UB=L, /S=L)
PACKAGE
M5M5V32R16J : 44pin 400mil SOJ
M5M5V32R16VP: 44pin 400mil TSOP(II)
When setting /LB at a high level and other pins are in
an active state, upper-Byte are in a selectable mode
in which both reading and writing are enable, and
lower-Byte are in a non-selectable mode. And when
setting /UB at a high level and other pins are in an
active state, lower-Byte are in a selectable mode in
which both reading and writing are enable, and
upper-Byte are in a non-selectable mode.
When setting /LB and /UB at a high level or /S at high
level, the chip is in a non-selectable mode in which
both reading and writing are disabled. In this mode,
the output stage is in a high-impedance state,
allowing OR-tie with other chips and memory
expansion by /LB, /UB and /S.
Signal-/S controls the power-down feature. When /S
goes high, power dissapation is reduced extremely.
The access time from /S is equivalent to the address
access time.
MITSUBISHI
ELECTRIC
1

1 page




M5M5V32R16J-12 pdf
MITSUBISHI LSIs
M5M5V32R16J,TP-10,-12,-15
524288-BIT (32768-WORD BY 16-BIT) CMOS STATIC RAM
(4)TIMING DIAGRAMS
Read cycle 1
A 0~14
VIH
VIL
DQ1~16 VOH
VOL
tv (A)
PREVIOUS DATA VALID
/W=H /LB=L
/S=L /UB=L
/OE=L
t CR
ta (A)
UNKNOWN
tv (A)
DATA VALID
Read cycle 2 (Note 4)
VIH
/S VIL
t CR
ta (S)
(Note 5)
ten (S)
(Note 5)
tdis (S)
DQ1~16 VOH
VOL
ICC1
Icc
ICC2
UNKNOWN
tPU
50%
DATA VALID
tPD
50%
/W=H /UB=L
/OE=L /LB=L
Note 4. Addresses valid prior to or coincident with /S transition low.
5. Transition is measured ±500mv from steady state voltage with specified loading in Figure 2.
Read cycle 3 (Note 6)
/OE
VIH
VIL
t CR
ta(OE)
(Note 5)
tdis (OE)
(Note 5) ten (OE)
DQ1~16 VOH
VOL
/W=H /UB=L
/S=L /LB=L
UNKNOWN
DATA VALID
Note 6. Addresses and /S valid prior to /OE transition low by (ta(A)-ta(OE)), (ta(S)-ta(OE))
MITSUBISHI
ELECTRIC
5

5 Page










PáginasTotal 8 Páginas
PDF Descargar[ Datasheet M5M5V32R16J-12.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
M5M5V32R16J-10524288-BIT (32768-WORD BY 16-BIT) CMOS STATIC RAMMitsubishi
Mitsubishi
M5M5V32R16J-12524288-BIT (32768-WORD BY 16-BIT) CMOS STATIC RAMMitsubishi
Mitsubishi
M5M5V32R16J-15524288-BIT (32768-WORD BY 16-BIT) CMOS STATIC RAMMitsubishi
Mitsubishi

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar