|
|
Número de pieza | M54HC75K | |
Descripción | RAD HARD 4 BIT D TYPE LATCH | |
Fabricantes | ST Microelectronics | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de M54HC75K (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
No Preview Available ! M54HC75
RAD HARD 4 BIT D TYPE LATCH
s HIGH SPEED:
tPD = 11ns (TYP.) at VCC = 6V
s LOW POWER DISSIPATION:
ICC =2µA(MAX.) at TA=25°C
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
s BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
s WIDE OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
s PIN AND FUNCTION COMPATIBLE WITH
54 SERIES 75
s SPACE GRADE-1: ESA SCC QUALIFIED
s 50 krad QUALIFIED, 100 krad AVAILABLE ON
REQUEST
s NO SEL UNDER HIGH LET HEAVY IONS
IRRADIATION
s DEVICE FULLY COMPLIANT WITH
SCC-9203-065
DESCRIPTION
The M54HC75 is an high speed CMOS 4 BIT D
TYPE LATCH fabricated with silicon gate C2MOS
technology.
DILC-16
FPC-16
ORDER CODES
PACKAGE
FM
DILC
FPC
M54HC75D
M54HC75K
EM
M54HC75D1
M54HC75K1
It contains two groups of 2 bit latches controlled by
an enable input (G1•2 or G3•4). These two latch
groups can be used in different circuits. Each latch
has Q and Q outputs (1Q - 4Q and 1Q - 4Q). The
data applied to the data input is transferred to the
Q and Q outputs when the enable input is taken
high and the outputs will follow the data input as
long as the enable input is kept high. When the
enable input is taken low, the information data
applied to the data input is retained at the outputs.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION
June 2004
Rev. 1
1/10
1 page M54HC75
Table 7: Capacitive Characteristics
Test Condition
Value
Symbol
Parameter
CIN Input Capacitance
CPD Power Dissipation
Capacitance (note
1)
VCC
(V)
5.0
5.0
TA = 25°C
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
5 10 10 10 pF
30 pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC
Figure 4: Test Circuit
CL = 50pF or equivalent (includes jig and probe capacitance)
RT = ZOUT of pulse generator (typically 50Ω)
5/10
5 Page |
Páginas | Total 10 Páginas | |
PDF Descargar | [ Datasheet M54HC75K.PDF ] |
Número de pieza | Descripción | Fabricantes |
M54HC75 | 4 BIT D TYPE LATCH | ST Microelectronics |
M54HC75D | RAD HARD 4 BIT D TYPE LATCH | ST Microelectronics |
M54HC75D1 | RAD HARD 4 BIT D TYPE LATCH | ST Microelectronics |
M54HC75F1R | 4 BIT D TYPE LATCH | ST Microelectronics |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |