|
|
PDF LA7386 Data sheet ( Hoja de datos )
| Número de pieza | LA7386 | |
| Descripción | NTSC Video Signal Processing LSI for VCRs | |
| Fabricantes | Sanyo | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de LA7386 (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
Ordering number: EN 5472
Monolithic Linear IC
LA7386
NTSC Video Signal Processing LSI for VCRs
Overview
The LA7386 combines luminance signal processing functions
and color signal processing functions for NTSC VCRs on a
single chip. Developed as a new-generation LSI for use in
VCRs which offer increasingly higher image quality, the
LA7383 offers all of the functions needed in order to realize
improved picture quality in a dramatically compact 36-pin
package, making this device suitable for a wide range of
VCRs, from popularly priced models to high-end models.
Package Dimensions
unit : mm
3170-DIP36S
[LA7386]
SANYO : DIP36S
Features
. Includes all functions required for video signal processing in an NTSC VCR.
. Supports full HQ functions.
YNR on chip (standard).
CNR on chip (external components can be removed for passthrough operation).
Detail enhancer on chip.
. Higher white clipping level (190%).
In addition to the above, also provides the following functions for excellent image quality:
Edge compensation.
Double high-pass noise canceller → permits wide-band noise reduction.
. Linear phase-type image quality adjustment → ideal image quality adjustment method, with no waveform distortion.
By adopting the 1CCD method, one comb filter (glass) has become unnecessary.
. Has a single 1H-delay CCD and a comb Y/C separation/YNR chroma crosstalk canceller function on chip.
Automatic adjustment filter on chip.
Y: LPF
C: 3.58 MHz BPF, 4.21 MHz BPF, LPF (REC)
. No adjustment required for white and dark clipping levels.
. Extremely few peripheral components (about 60 components, excluding peripheral components for the CCD).
. fsc output can be used as clock for OSD IC.
. Crystal oscillator for the on-screen display circuit is not required.
DCC circuit on chip.
. Suppresses flicker at top of screen and reduces AM noise.
High-speed AFC circuit.
Prevents color alteration and loss at top of screen when dubbing.
. Head switching noise reduction circuit on chip.
. Smallest package in the industry.
. Few components needed.
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
22896HA(II) No.5472 - 1/13
1 page  
LA7386
Continued from preceding page.
Parameter
Double noise canceller
characteristics (3)
Double noise canceller
characteristics (4)
Double noise canceller
characteristics (5)
Double noise canceller
characteristics (6)
PIC-CTL hard response
characteristics (1)
PIC-CTL hard response
characteristics (2)
PIC-CTL soft response
characteristics (1)
PIC-CTL soft response
characteristics (2)
PIC-CTL center response
characteristics
DOC loop gain Y
Sync tip level,
pedestal level,
white level measurement (PB)
Pseudo V insertion level (PB)
Pseudo H insertion level (PB)
White insertion level (PB)
Sync separation output level
Sync separation output pulse
width
Sync separation output leading
edge delay time
[REC Mode Chroma]
REC chroma
Y/C separation output level
REC chroma low-band
conversion output level
Burst emphasis amount
VXO oscillation level
REC ACC characteristics 1
Symbol
GWNC3
GWNC4
GWNC5
GWNC6
GPH1
GPH2
GPS1
GPS2
GPC
GDOC
LVOR
∆ VDP
∆ HDP
∆WHP
VSYP
PWSYP
∆ TSYP
VOR-21
VOR-14
GBE
VVXO-R
ACCR1
Conditions
f = 2 MHz, 15.8 mVp-p
min typ max Unit
–10.5 –9.0 –7.5 dB
f = 3.58 MHz, 158 mVp-p
–2.0 –1.5 –1.0 dB
f = 3.58 MHz, 50 mVp-p
–5.1 –4.1 –3.1 dB
f = 3.58 MHz, 15.8 mVp-p
–10.5 –8.5 –7.0 dB
f = 1 MHz, 158 mVp-p
3.5 4.5 5.5 dB
f = 2 MHz, 158 mVp-p
7 8 9 dB
f = 1 MHz, 158 mVp-p
–5.5 –4.5 –3.5 dB
f = 2 MHz, 158 mVp-p
–9 –8 –7 dB
f = 2 MHz, 158 mVp-p
1.0 1.5 2.0 dB
T33A: 4 MHz, 300 mVp-p sine wave
T3A: 0.5 Vp-p video signal
I/O response 5H after instant when input at T33A
went to 0
With VIN = white 100% 0.5 Vp-p
Measure electric potential for each of the pin 28
video output sync tip, pedestal, and white peak,
and assign the measured values to LSYN, LPED,
and LWHI, respectively
Measure pin 28 DC voltage when 5 V is applied
to pin 26, and assign the measured value to
LVDP, and calculate the difference with LSYN
∆ VDP = LSYN – LVDP
Measure pin 28 DC voltage when 2.5 V is applied
to pin 26, and assign the measured value to
LHDP, and calculate the difference with LPED
∆HDP = LPED – LHDP
Measure pin 28 DC voltage when 1.3 V is applied
to pin 26, and assign the measured value to
LWHP, and calculate the difference with LWHI
∆WHP = LWHI – LWHP
VIN = 0.5 Vp-p video signal
Pin 26 output pulse peak value
VIN = 0.5 Vp-p video signal
Pin 26 output pulse width
VIN = 0.5 Vp-p video signal, measure delay time
of output SYNC versus input SYNC
–1.0
–80
–200
40
4.0
4.0
1.4
0
—
0
–100
140
4.2
4.3
1.6
+1.0
+80
0
240
4.4
4.6
1.8
dB
mV
mV
mV
Vp-p
µs
µs
VIN = standard color bar signal (1 Vp-p)
Measure burst level at T21
VIN = standard color bar signal (1 Vp-p)
Measure burst level at T14A
VIN = standard color bar signal (1 Vp-p)
Ratio of burst level at T14A when S35A is off
(SP/EP) and on (LP)
VIN = standard color bar signal (1 Vp-p),
measure T18 output amplitude (with an FET
probe)
VIN = standard color bar signal (1 Vp-p),
input +6 dB chroma signal level only, measure
T14A burst level, and calculate ratio with VOR-14
170 220 270 mVp-p
230 330 430 mVp-p
5.5 6.0 6.5 dB
360 450 540 mVp-p
+0.2 +0.5 dB
Continued on next page.
No.5472 - 5/13
5 Page 
LA7386
Control Pin Function Chart
Pin No.
Pin 4
R/P switching
Pin 6
SP/EP switching
Pin 12
EDIT2
PIC-CTL
Pin 16
Special playback switching
L
Open
REC mode
Open
EP mode
2 V to 2.5 V
PIC-CTL
SOFT
Pin 23
EDIT1
US
Pin 27
QV, QH, CHAR
Under 1.5V
US specifications
Pin 34
DOC STOP control
Pin 35
ROTARY pulse
LP switching
Open
Normal mode
SW30
M
2.5 V to 3 V
PIC-CTL
HARD
Open
Before comb in SP
Open
Refer to pin 27,
QV, QH, CHAR,
insertion diagram
Tape
speed
SP or EP mode
LA7386
Pin 27
QV, QH, CHAR, insertion
Pin 28 output
H
Over 3.8 V
PB mode
Over 3.9 V
SP mode
Over 3.6 V
EDIT2 on
Over 3.5 V
(over 200 µA)
After comb in SP
Over 2.5 V
EDIT1 on
Over 3.9 V
DOC STOP
LP mode
Through
Pin 27 control voltage
(V)
No.5472 - 11/13
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet LA7386.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| LA7383 | NTSC Video Signal Processing LSI for VCRs | Sanyo |
| LA7386 | NTSC Video Signal Processing LSI for VCRs | Sanyo |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |