DataSheet.es    


PDF PDSP16510A Data sheet ( Hoja de datos )

Número de pieza PDSP16510A
Descripción Stand Alone FFT Processor
Fabricantes Mitel Networks Corporation 
Logotipo Mitel Networks Corporation Logotipo



Hay una vista previa y un enlace de descarga de PDSP16510A (archivo pdf) en la parte inferior de esta página.


Total 25 Páginas

No Preview Available ! PDSP16510A Hoja de datos, Descripción, Manual

PDSP1PD6S5P11605A10
Stand Alone FFT Processor
Supersedes version in December 1993 Digital Video & DSP IC Handbook, HB3923-1
DS3475 - 4.4 May 1996
The PDSP16510 performs Forward or Inverse Fast
Fourier Transforms on complex or real data sets containing up
to 1024 points. Data and coefficients are each represented by
16 bits, with block floating point arithmetic for increased
dynamic range.
An internal RAM is provided which can hold up to 1024
complex data points. This removes the memory transfer
bottleneck, inherent in building block solutions. Its organisa-
tion allows the PDSP16510 to simultaneously input new data,
transform data stored in the RAM, and to output previous
results. No external buffering is needed for transforms con-
taining up to 256 points, and the PDSP16510 can be directly
connected to an A/D converter to perform continuous trans-
forms. The user can choose to overlap data blocks by either
0%, 50%, or 75%. Inputs and outputs are synchronous to the
40MHz system clock used for internal operations.
A 1024 point complex transform can be completed in
some 98µs, which is equivalent to throughput rates of 450
million operations per second. Multiple devices can be con-
nected in parallel in order to increase the sampling rate up to
the 40MHz system clock. Six devices are needed to give the
maximum performance with 1024 point transforms.
Either a Hamming or a Blackman-Harris window operator
can be internally applied to the incoming real or complex data.
The latter gives 67dB side lobe attenuation. The operator
values are calculated internally and do not require an external
ROM nor do they incur any time penalty.
The device outputs the real and imaginary components of
the frequency bins. These can be directly connected to the
PDSP16330 in order to produce magnitude and phase values
from the complex data.
ASSOCIATED PRODUCTS
PDSP16540 Bucket Buffer
PDSP16330 Pythagoras Processor.
PDSP16256 Programmable FIR Filter.
PDSP16350 I/Q Splitter / NCO
DATA INPUT
3 TERM
WINDOW
OPERATOR
COEFFICIENT
ROM
WORKSPACE
RAM
WORKSPACE
RAM
FOUR
DATA PATHS
OUTPUT
BUFFER
RESULT OUPUT
Fig. 1. Block Diagram
FEATURES
Completely self contained FFT Processor
Internal RAM supports up to1024 complex points
16 bit data and coefficients plus block floating point for
increased dynamic range
450 MIP operation gives 98 microsecond transforma-
tion times for 1024 points
Up to 40MHz sampling rates with multiple devices.
Internal window operator gives 67dB side lobe
attenuation and needs no external ROM.
84 pin PGA or 132 surface mount package
SAMPLE
CLOCK
ANALOG
INPUT
CONFIGURATION
WORD
DIS
AUX15:0
GND
INEN DOS
R15:0
PDSP16510
A/D D15:0
I15:0
DEF DEN DAV S3:0
CLK
X
PDSP16330
Y
PHASE
MAGNITUDE
GND
RESET
SCALE VALUE
AVAILABLE
Fig. 2. Typical 256 Point Real Only System Performing Continuous Transforms
1

1 page




PDSP16510A pdf
PDSP16510
block floating point shifting scheme, which is discussed later.
Overflow can NEVER occur if the 3 bit option is chosen, but at
the expense of worse dynamic range.
When overflow does occur a flag is raised which can be
read by the user ( see later discussion on scale tag bits ), and
the results ignored. In addition all frequency bins are forced
to zero to prevent any erroneous system response.
Even with only 2 bit word growth poor dynamic range will
be obtained if the data is simply reduced to 16 bits, and
becomes worse when the incoming data does not fully occupy
all the bits in the word. These problems are overcome in the
PDSP16510, however, by a block floating point scheme which
compensates for any unnecessary word growth.
During each pass the number of sign bits in the largest
result is recorded. Before the next pass, data is shifted left
[multiplied by 2], once for every extra sign bit in this recorded
sample. At least one component in the block then fully occu-
pies the 16 bit word, and maximum data accuracy is preserved
Up to four shifts are possible before every pass after the
first, with a total of fifteen for the complete transform. At the end
of the transform the number of left shifts that have occurred is
indicated on S3:0. Lack of pins prevents a separate output
being available to indicate that overflow has occurred in the 2
bit word growth option. For this reason the maximum number
of compensating left shifts in this mode is restricted to 14.
State 15 is then used to indicate that overflow has occurred.
The first step in the butterfly calculation multiplies 16 bit
data values with 16 bit sine/cosine values, to give 18 bit
results. This increased word length preserves accuracy
through the following adder network, and has been shown
through simulations to be an optimum size for transform sizes
up to 1024 points. This is particularly true when the input data
is restricted to below 16 bits, as is necessary with practical A/
D converters with very high sampling rates. The bottom bit of
this 18 bit word is forced to logical one and as such is a
compromise between truncation and true rounding. It gives a
lower noise floor in the outputs compared to simple truncation.
To prevent any possibility of overflow during the butterfly
calculation the word length is allowed to grow by one bit
through each of the three adders. The least significant bit is
always discarded in the first two adders . Sixteen bits are then
chosen from the final adder in the manner discussed earlier,
and the number of sign bits in the largest result is recorded for
use in the following pass.
Fig. 3 shows one of the four internal data paths which can
compute a radix-4 butterfly in twelve system clock cycles. This
equates to completing the butterfly in 3 cycles for the complete
device.
INPUT
DATA
TRANS-
FORM
WORKSPACE
LOAD
FFT
DATA PATH
OUTPUT
Fig. 5. RAM Organization with 1024 Point Transforms
RAM has been designed for use in a wide variety of applica-
tions. The provision of an independent input strobe (DIS),
allows data to be loaded without the need for additional
external buffering. An independent output strobe (DOS) is
also provided. DIS and DOS can thus be tied together, this
being particularly useful when the device is performing the
inverse transform back to the time domain. Transfer of data
occurs internally from DIS to SCLK, so although thay can be
of different frequencies, they must be synchronous to each
other. In the same way transfer of data also occurs from SCLK
to DOS, so while DOS can also be independent of SCLK it
must also be synchronous to it. Inputs and outputs are both
supported by flag and enabling signals which allow transfers
to be properly co-ordinated with the internal transform opera-
tion.
In many applications the DIS and DOS inputs can be tied
together and fed by the sampling clock. If the output rate must
be higher than the input rate, as with multiple devices support-
ing overlapped data samples, both strobes can still be con-
nected together. The clock supplied should then be twice or
four times the sampling clock, and an internal divider can be
used to provide the correctly reduced input rate. The provision
of a separate DOS pin does, however, allow the output rate to
be different to the input rate, and therefore faster than strictly
needed. Further output processing at higher rates is then
possible if this is advantageous to system requirements.
The internal workspace is double buffered when 256
point transforms are to be performed. A separate output buffer
is also provided. These resources, together with separate
input and output buses, allow new data to be loaded and old
results to be dumped, whilst the present transform is being
computed. Additional, external, input buffering is not needed
to prevent loss of incoming data whilst a transform is being
performed.
When block overlapping is required, internally stored
data will be re-used, and a proportionally smaller number of
new samples need be loaded. Note that the internal window
operator still functions correctly since it is actually applied
during the first pass, and not whilst data is being loaded. The
internal RAM organisation is shown in Fig. 4. It should be
DATA TRANSFERS
The data transfer mechanism to and from the internal
INPUT
DATA
WORKSPACE
A
LOAD
WORKSPACE
B
TRANS-
FORM
FFT
DATA PATH
O/P
BUFFER
LOAD IN
LAST PASS
Fig. 4. RAM Organization with 256 Data Points
SAMPLE CLOCK
POWER ON RESET
510 PARAMETERS
GND
GND
IMAG'
REAL
SYSTEM
CLOCK
WEN WS RES
PDSP16540
BUCKET
BUFFER
RS MD5:0 DAV
GND
AUX
D
PDSP16510
I
R
Fig. 6. 1024 Point Transforms with I/P Buffer
5

5 Page





PDSP16510A arduino
PDSP16510
In a single device system, performing non overlapped
transforms on data from a SINGLE source, only the Real input
pins are used, and the Imaginary inputs are redundant except
when configuring the device. By setting Control Register Bits
8:6 to 101, however, it is possible for a single device to accept
data from two independent sources using the real and imagi-
nary inputs. Maximum sampling rates will then only be half
those possible when a single source is used, if no incoming
data is to remain un-processed. With two sources a transform
must be completed in the time to load parallel blocks, other-
wise incoming data will be lost. With one source a transform
need not be finished until two data blocks have been acquired.
In this dual input mode results from data on the real inputs
always precede those from the imaginary inputs.
If block overlapping is needed, it is always necessary to load
pairs of data blocks simultaneously, using both the real and
imaginary inputs. With dual sources of data this presents no
problem, and Control Bits 8:6 should be set to 110 or 111 for
the relevant amount of overlapping. If data is from a single
source an external FIFO is needed to provide a simple delay
for a block of data. Decodes 001 through 100 from Control Bits
8:6 must be used to select the required overlap.
The output of the FIFO must provide data for the real
inputs. Continuous inputs can still be accepted, and each
block will initially occur on the imaginary inputs, and then occur
again on the real inputs as an output from the FIFO. The data
output sequence will consist of the results from a pair of inputs,
followed by the results obtained after the required overlap.
Thus with 50% overlapping the sequence is 1 & 2 followed by
1.5 & 2.5 followed by 3 & 4 followed by 3.5 & 4.5 etc., where
1 2 3 4 are the sequential inputs to the external FIFO, 1.5 is the
overlap between 1 & 2, and 2.5 is the overlap between 2 & 3.
When eight simultaneous 64 point transforms are per-
formed, the sampling rates given in Table 5 assume that data
is from a common source. The data outputs will be in the
correct sequence from 1 to 8, corresponding to inputs 1
through 8 in normal order from a single source. When data is
from two sources the sampling rates will be halved, and the
output sequence will be 1A 1B 2A 2B 3A 3B 4A 4B, where A
and B are the dual simultaneous sources on the real and
imaginary inputs respectively. If data block overlapping is
used in either of the above cases, the eight outputs will be
followed by results from the same basic eight blocks but time
displaced to give the required overlap. If more than two
sources are to be handled the user must provide appropriate
buffering and multiplexing, and the sampling rates must be
proportionally reduced.
When two 1024 point transforms are performed with a
single device, on data from a single source, the input buffer
must be arranged to acquire two blocks before initialising a
transfer to the device. In order to improve the maximum
sampling rates possible, data should be read simultaneously
from each half of the buffer, and loaded into the real and
imaginary inputs. This halves the transfer time from the buffer
to the device, but requires the device to expect dual inputs.
Configuration
Clock Periods
16 X 16PT
4 X 64PT
256PT
1024PT
8 X 64PT
2 X 256PT
2 X 1024PT
COMP
COMP
COMP
COMP
REAL
REAL
REAL
420
624
816
3907
816
1032
4699
Table 4. Computation Times in Clock Periods
Thus if block overlapping is not needed Control Register Bits
8:6 should be set to 101.
This fast transfer mode is supported by a special option
on the PDSP16540 Bucket Buffer. It will acquire two 1024
point non overlapping blocks using the sampling clock, and
then transfer the results to the FFT processor at the full system
clock rate. Figure 8 shows the system arrangement. It does
not support block overlapping.
With 1024 point transforms all block overlaps are handled
by the buffer logic, and not by the internal RAM, but the device
must still be programmed to expect the required overlap if the
external buffer makes use of the in-active LFLG edge to mark
the overlap point. To achieve the performance given in Table
5 with 50% overlaps, the buffer must provide sufficient storage
for at least 2.5 data blocks. With 75% overlaps it must provide
storage for 2.75 blocks. This extra storage allows transfers
between devices to be only needed when a complete new
block has been acquired for 50% overlaps, and when half a
new block has been acquired for 75% overlaps.If storage is
restricted to two data blocks, only half the sampling rates given
will be possible. Transfers between devices must then occur
when a half or a quarter of a new block has been acquired.
Since the minimum time between transfers must be no less
than the transform time itself, the sampling rates must be
proportionally reduced to prevent loss of data.
SINGLE DEVICE SAMPLING RATES
In a single device system the maximum sampling rate is
dependent on the transform size, the data overlap, and
whether real or complex data is applied. Table 4 gives the
times taken to complete the transforms for the various block
sizes, which include an allowance for synchronisation be-
tween the DIS strobe and the system clock. If continuous data
is to be transformed, the time to acquire a new block of data
(or partial block with overlapping) must be at least equal to
these transform times. Load and dump times must also be
added in the 1024 modes. For non continuous transforms the
peak rate is limited by the system clock rate and the factor , F,
16 X 16 COMPLEX
0% 50% 75%
4 X 64 COMPLEX
0% 50% 75%
256 COMPLEX
0% 50% 75%
23.9 -
- 16.1 8.0 4.0 12.3 6.1 3.0
1024 COMPLEX
0% 50% 75%
8 X 64 REAL
0% 50% 75%
2 X 256 REAL
0% 50% 75%
2 X 1024 REAL
0% 50% 75%
6.8 3.4 1.7 24.6 12.3 6.1 19.5 9.7 4.3 12.1 6.0 3.0
Table 5 :
Guide to MAX Sampling rates (in MHz) possible from a single device system.
SCLK is 40 MHz. Where sampling rate is asynchronous to SCLK, a PDSP16540 (or similar) is assumed on the input.
11

11 Page







PáginasTotal 25 Páginas
PDF Descargar[ Datasheet PDSP16510A.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
PDSP16510AStand Alone FFT ProcessorMitel Networks Corporation
Mitel Networks Corporation
PDSP16510AA0ACStand Alone FFT ProcessorMitel Networks Corporation
Mitel Networks Corporation
PDSP16510AA0GCStand Alone FFT ProcessorMitel Networks Corporation
Mitel Networks Corporation
PDSP16510AB0ACStand Alone FFT ProcessorMitel Networks Corporation
Mitel Networks Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar