|
|
PDF TDA6050-5 Data sheet ( Hoja de datos )
| Número de pieza | TDA6050-5 | |
| Descripción | Video IF with FPLL/ MAC State | |
| Fabricantes | Siemens Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TDA6050-5 (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
Video IF with FPLL,
MAC State
Features
q Active multistandard video IF
with FPLL demodulator
q 12-MHz bandwidth
q MAC state
Type
TDA 6050-5
Ordering Code
Q67000-A5123
TDA 6050-5
Bipolar IC
P-DIP-20
Package
P-DIP-20
Circuit Description
The IF circuit consists of a four-stage capacitively coupled and symmetrically designed controlled
amplifier and a real synchronous demodulator with a FPLL-carrier regeneration. Two IF inputs can
be selected for applications with different SAWs. The main performance of the device is the very low
differential phase DP and gain DG combined with an excellent intermodulation ratio. The positive
video output is used to derive the IF and tuner control voltage. The AGC threshold is set by means
of a potentiometer. Dependent on the modulation polarity the video signal and the AGC are
switched over. MAC state can be selected by an additional signal.
Application
Multistandard TV/VTR and cable converters with mono or stereo applications.
Semiconductor Group
63
06.94
1 page  
TDA 6050-5
DC Characteristics
TA = 0 to 85 ˚C; VS = 12 V
Parameter
Total current
consumption
IF input
IF switch
H or open = IF 1
L = IF 2
Standard switch
H level
L level
Symbol
– I17
Limit Values Unit
min. typ. max.
51 mA
Test Condition
V1, V2, 5.7 6.0 6.3 V
V19, V20
± I3 120 210 260 µA
V3 2.0
5.0 V
V3 0.0
1.0 V
± I8
± I16
V8, V16
V8, V16
120 210 260 µA
2 5V
0 1V
V3 = 0 V, 5 V
V8, V16 = 0 V, 5 V
B/G standard
L standard
MAC standard
V8 = H V16 = H
V8 = L V16 = H
V8 = H V16 = L
AGC Voltage
Min. AGC
Max. AGC
V6
0.0 0.1 0.5 V
V1-2, V19-20 = 0 Vrms
V6
2.8 4.0 V
V1-2, V19-20 = 150 mVrms
AGC-Time Constant with Neg. Modulation
Charge current
Discharge current
Charge/discharge
ratio
I6
– I6
∆I6
1.1 1.4
13 18
55 82
1.9 mA V6 = 2.0 V, V15 ≤ 3.2 V
23 µA V6 = 2.0 V, V15 ≥ 4.2 V
140
AGC-Time Constant with Pos. Modulation
Charge current
Discharge current
Discharge current
(Average control)
Charge/discharge
ratio
I6
– I6
– I6
∆I6
1.1
0.15
70
1.4
0.25
85
1.9
0.35
120
mA
µA
µA
4000 5600 9000
V6 = 2.0 V, V15 ≥ 7.0 V
V6 = 2.0 V, 5.2 V < V15 < 6.5 V
V6 = 2.0 V, V15 < 3.9 V
Mean Value Generation with Pos. Modulation
White level
Zero carrier level
V7
V7
4.9 5.7 6.5
3.3 3.7 4.1
V
V
V1-2, V19-20 = 10 mVrms
V1-2, V19-20 = 0 Vrms
Semiconductor Group
67
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet TDA6050-5.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TDA6050-5 | Video IF with FPLL/ MAC State | Siemens Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |