|
|
PDF TDA4882 Data sheet ( Hoja de datos )
| Número de pieza | TDA4882 | |
| Descripción | Advanced monitor video controller for OSD | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TDA4882 (archivo pdf) en la parte inferior de esta página. Total 28 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
DATA SHEET
TDA4882
Advanced monitor video controller
for OSD
Product specification
Supersedes data of December 1994
File under Integrated Circuits, IC02
1997 Sep 04
1 page  
Philips Semiconductors
Advanced monitor video controller for OSD
Product specification
TDA4882
6 PINNING
SYMBOL
BC
VIN1
GC1
GND
VIN2
CC
VP
VIN3
HBL
CL
GC3
FB3
VOUT3
IOUT3
FB2
VOUT2
IOUT2
FB1
VOUT1
IOUT1
PIN DESCRIPTION
1 brightness control
2 signal input channel 1
3 gain control channel 1
4 ground
5 signal input channel 2
6 contrast control, OSD switch
7 supply voltage
8 signal input channel 3
9 horizontal blanking, switch-off
10 input clamping, vertical blanking,
test mode
11 gain control channel 3
12 feedback channel 3
13 voltage output channel 3
14 current output channel 3
15 feedback channel 2
16 voltage output channel 2
17 current output channel 2
18 feedback channel 1
19 voltage output channel 1
20 current output channel 1
handbook, halfpage
BC 1
VIN1 2
20 IOUT1
19 VOUT1
GC1 3
18 FB1
GND 4
17 IOUT2
VIN2 5
CC 6
16 VOUT2
TDA4882
15 FB2
VP 7
VIN3 8
14 IOUT3
13 VOUT3
HBL 9
12 FB3
CL 10
11 GC3
MHA815
Fig.2 Pin configuration.
7 FUNCTIONAL DESCRIPTION
7.1 General
Figure 4 illustrates the signal processing. The RGB input
signals 0.7 V (p-p) are capacitively coupled into the
TDA4882 from a low ohmic source and are clamped to an
internal DC voltage (artificial black level). Composite
signals will not disturb normal operations because an
internal clipping circuit cuts all signal parts below black
level. Channels 1 and 3 have a maximum total voltage
gain of 7 dB (maximum contrast and maximum individual
channel gain), channel 2 having 4.4 dB (maximum
contrast and nominal gain). With the nominal channel gain
of 1 dB and nominal contrast setting the nominal
black-to-white output signal is 0.79 V (p-p). Brightness,
contrast and gain control is by DC voltage.
7.2 Brightness control
Brightness control (Fig.4) yields a simultaneous signal
black-level shift of the three channels relative to a
reference black level.
For nominal brightness (pin 1 open-circuit) the signal black
level is equal to the reference black level.
7.3 Contrast control
Contrast is voltage controlled to affect the three channels
simultaneously (Fig.4). To provide the correct white point,
individual gain controls adjust the signals of channels 1
and 3 relative to the reference channel 2. Gain setting also
changes contrast to achieve correct grey scale tracking.
7.4 Output stages
The output stages provide both voltage and current
outputs. External cascode transistors reduce power
consumption of the IC and prevent breakdown of the
output transistors. Signal output currents and peaking
characteristics are determined by external components at
the voltage outputs and the video supply. The channels
have separate internal feedback loops which ensure large
signal linearity and marginal signal distortion irrespective
of output transistor thermal VBE variation (Fig.8).
1997 Sep 04
5
5 Page 
Philips Semiconductors
Advanced monitor video controller for OSD
Product specification
TDA4882
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
tr(CL), tf(CL)
tw(clamp)
td(Vblank)
rise and fall time for clamping pulse note 19; Fig.17
width of clamping pulse
delay between vertical blanking
input and internal blanking
note 19; Fig.17
− − 75 ns/V
0.6 − − µs
260 320 380 ns
Notes to the characteristics
1. Definition of levels:
a) Artificial black level: internal signal level behind input emitter follower during input clamping and signal clipping.
This level is inserted instead of the input signal during blanking.
b) Reference black level: DC voltage during output clamping at voltage outputs, not influenced by brightness,
contrast or gain setting, adjustable by cut-off stabilization.
c) Cut-off level: corresponding DC voltage at CRT cathode in closed feedback loop.
d) Black level: actual signal black level at either the voltage outputs or cathode, it can be adjusted by
(brightness × gain), it refers to reference black level or cut-off level.
e) Ultra-black level, switch-off level: lowest adjustable reference black level, lowest signal level at voltage outputs.
f) The minimum guaranteed control range for reference black level is 0.1 to 1 V. The ultra-black level is dependent
on the external resistor RO at pins 13, 16 and 19 (voltage outputs) to ground.
g) Vbl(SO) ≈ -3---.--5-----k--R-Ω---o---+-----R-----o × 4.65 V
2. Linear control range is 1 to 6 V for Vi(BC), independent of supply voltage.
3. Linear control range is 1 to 6 V for Vi(CC), independent of supply voltage. Open pin 6 leads to maximum contrast
setting. It is recommended not to exceed Vi(CC) = VP − 1 V to avoid saturation of internal circuitry. For
Vi(CC) < Vi(CC)(min) ≈ 0.7 V a small negative signal (≈ −40 dB) will appear. For frequency dependency of contrast
control see note 15.
4. Definition for nominal output signals: input Vi(b-w) = 0.7 V, gain pins 3 and 11 open-circuit, contrast control
Vi(CC) = Vi(CC)(nom).
5.
∆ Gtrack
=
20 × maximum of
log
A--A---1-1-0-
×
A--A---2-2-0-
;
log
A--A---1-1-0-
×
A--A---3-3-0-
;
log
A--A---2-2-0-
×
A--A---3-3-0-
dB
Ax: signal output amplitude in channel x at any contrast setting between 1 and 6 V.
Ax0: signal output amplitude in channel x at nominal contrast and same gain setting.
6. Typical step in contrast voltage and response at signal outputs for nominal input signal Vi(b-w) = 0.7 V
(OSD fast blanking input/output).
7. Linear control range is 1 to 6 V for Vi(GC), independent of supply voltage.
8. The internal reference voltage can be measured at pins 18, 15 and 12 (channel feedback inputs) during output
clamping (Vi(HBL) = 2 V) in closed feedback loop.
9. Slow variations of video supply voltage VCRT (Fig.1) will be suppressed at CRT cathode by cut-off stabilization.
Change of VCRT by 5 V leads to specified change of cut-off voltage.
10. The test mode allows testing without input and output clamping pulses. The signal inputs have to be biased via
resistors to the previously measured clamp voltages of approximately 3 V (artificial black level + VBE). Signal and
brightness blanking is not possible during test mode. The current outputs should be adjusted by resistors >> R0 from
voltage outputs to a positive voltage (e.g. VP).
1997 Sep 04
11
11 Page | ||
| Páginas | Total 28 Páginas | |
| PDF Descargar | [ Datasheet TDA4882.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TDA4881 | Advanced monitor video controller | NXP Semiconductors |
| TDA4882 | Advanced monitor video controller for OSD | NXP Semiconductors |
| TDA4884 | Advanced monitor video controller for OSD | NXP Semiconductors |
| TDA4885 | 150 MHz video controller with I2C-bus | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |