DataSheet.es    


PDF TDA4851 Data sheet ( Hoja de datos )

Número de pieza TDA4851
Descripción Horizontal and vertical deflection controller for VGA/XGA and autosync monitors
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de TDA4851 (archivo pdf) en la parte inferior de esta página.


Total 17 Páginas

No Preview Available ! TDA4851 Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
DATA SHEET
TDA4851
Horizontal and vertical deflection
controller for VGA/XGA and
autosync monitors
Preliminary specification
File under Integrated Circuits, IC02
November 1992

1 page




TDA4851 pdf
Philips Semiconductors
Horizontal and vertical deflection controller
for VGA/XGA and autosync monitors
Preliminary specification
TDA4851
needed for VGA). The vertical amplitude then remains
constant in a frequency range from 50 Hz up to 110 Hz.
Clamping and V-blanking generator
A combined clamping and V-blanking pulse is available on
pin 8 (suitable for the video pre-amplifier TDA4881). The
lower level of 1.9 V is the blanking signal derived from the
vertical blanking pulse from the internal vertical oscillator.
Vertical blanking equals the delay between vertical sync
and start of vertical scan. By this, an optimum blanking is
achieved for VGA/XGA and autosync operation
(selectable via pin 7).
The upper level of 5.4 V is the horizontal clamping pulse
with an internally fixed pulse width of 0.8 µs. A monoflop,
which is triggered by the trailing edge of the horizontal
sync pulse, generates this pulse. If composite sync is
applied, one clamping pulse per H-period is generated
during V-sync. The phase of the clamping pulse may
change during V-sync (see Fig.8).
PLL1 phase detector
The phase detector is a standard type using switched
current sources. The middle of the sync is compared with
a fixed point of the oscillator sawtooth voltage. The PLL
filter is connected to pin 17. If composite sync is applied,
the disturbed control voltage is corrected during V-sync
(see Fig.8).
Horizontal oscillator
This oscillator is of the relaxation type and requires a fixed
capacitor of 10 nF at pin 19. By changing the current into
pin 18 the whole frequency range from 13 to 100 kHz can
be covered.
The current can be generated either by a frequency to
voltage converter or by a resistor. A frequency adjustment
may also be added if necessary.
The PLL1 control voltage at pin 17 modulates via a buffer
stage the oscillator thresholds. A high DC-loop gain
ensures a stable phase relationship between horizontal
sync and line flyback pulses.
PLL2 phase detector
This phase detector is similar to the PLL1 phase detector.
Line flyback signals (pin 2) are compared with a fixed point
of the oscillator sawtooth voltage. Delays in the horizontal
deflection circuit are compensated by adjusting the phase
relationship between horizontal sync and horizontal output
pulses.
A certain amount of phase adjustment is possible by
injecting a DC current from an external source into the
PLL2 filter capacitor at pin 20.
Horizontal driver
This open-collector output stage (pin 3) can directly drive
an external driver transistor. The saturation voltage is less
than 300 mV at 20 mA.
To protect the line deflection transistor, the horizontal
output stage does not conduct for VP < 6.4 V (pin 1).
Vertical oscillator and amplitude control
This stage is designed for fast stabilization of the vertical
amplitude after changes in sync conditions. The
free-running frequency f0 is determined by the values of
RVOS and CVOS. The recommended values should be
altered marginally only to preserve the excellent linearity
and noise performance. The vertical drive currents I5 and
I6 are in relation to the value of RVOS.
Therefore, the oscillator frequency must be determined
only by CVOS on pin 16.
f0 = 1----0---.--8-----×----R-----V---1O----S----×-----C-----V---O----S--
To achieve a stabilized amplitude the free-running
frequency f0 (without adjustment) must be lower than the
lowest occurring sync frequency. The following
contributions can be assumed:
minimum frequency
offset between f0 and the
lowest trigger frequency
spread of IC
spread of R (22 k)
spread of C (0.1 µF)
10%
±3%
±1%
±5%
19%
Result: f0 = 1---5-.-1-0---9-- Hz = 42 Hz
(for 50 to 110 Hz application)
November 1992
5

5 Page





TDA4851 arduino
Philips Semiconductors
Horizontal and vertical deflection controller
for VGA/XGA and autosync monitors
APPLICATION INFORMATION
Preliminary specification
TDA4851
Fig.3 Application circuit for 3-mode VGA (31.45 kHz).
November 1992
Fig.4 64 kHz application circuit.
11

11 Page







PáginasTotal 17 Páginas
PDF Descargar[ Datasheet TDA4851.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TDA4850Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitorsNXP Semiconductors
NXP Semiconductors
TDA4851Horizontal and vertical deflection controller for VGA/XGA and autosync monitorsNXP Semiconductors
NXP Semiconductors
TDA4852Horizontal and vertical deflection controller for autosync monitorsNXP Semiconductors
NXP Semiconductors
TDA4853I2C-bus autosync deflection controllers for PC/TV monitorsNXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar