DataSheet.es    


PDF TDA10021 Data sheet ( Hoja de datos )

Número de pieza TDA10021
Descripción DVB-C channel receiver
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de TDA10021 (archivo pdf) en la parte inferior de esta página.


Total 16 Páginas

No Preview Available ! TDA10021 Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
DATA SHEET
TDA10021HT
DVB-C channel receiver
Product specification
Supersedes data of 2000 Jun 21
File under Integrated Circuits, IC02
2001 Oct 01

1 page




TDA10021 pdf
Philips Semiconductors
DVB-C channel receiver
Product specification
TDA10021HT
SYMBOL PIN TYPE(1)
DESCRIPTION
SCLT
20 OD SCLT can be configured to be a control line output or to output the SCL input. This
is controlled by parameter BYPIIC and CTRL_SCLT of register TEST (index 0F).
SCLT is an open-drain output and therefore requires an external pull-up resistor.
ENSERI
21
I when HIGH this pin enables the serial output transport stream through the
boundary scan pins TRST, TDO, TCK, TDI and TMS (serial interface). Must be set
LOW in bist and boundary scan mode.
TCK
22 I/O test clock: an independent clock used to drive the TAP controller in boundary scan
mode. In normal mode of operation, TCK must be set LOW. In serial stream mode,
TCK is the clock output (OCLK).
TDI 23 I/O test data input: the serial input for test data and instruction in boundary scan mode.
In normal mode of operation, TDI must be set LOW. In serial stream mode, the TDI
is the PSYNC output.
VDDDI8
VSSDI8
TRST
24 S digital supply voltage for the core (1.8 V typ.)
25 G digital ground for the core
26 I/O test reset: this active LOW input signal is used to reset the TAP controller in
boundary scan mode. In normal mode of operation, TRST must be set LOW. In
serial stream mode, TRST is the uncorrectable output (UNCOR).
TMS
27 I/O test mode select: this input signal provides the logic levels needed to change the
TAP controller from state to state. In normal mode of operation, TMS must be set to
HIGH. In serial stream mode, TMS is the DEN output.
TDO
GPIO
28 O test data output: this is the serial test output pin used in boundary scan mode.
Serial data is provided on the falling edge of TCK. In serial stream mode, TDO is
the data output (DO).
29 OD GPIO can be configured by the I2C-bus either as:
A Front-End Lock indicator (FEL) (default mode)
An active LOW output interrupt line (IT) which can be configured by the I2C-bus
interface
A control output pin programmable by I2C-bus.
GPIO is an open-drain output and therefore requires an external pull-up resistor.
VDDD33
VSSD33
CTRL
30 S digital supply voltage for the pads (3.3 V typ.)
31 G digital ground for the pads
32 OD CTRL is a control output pin programmable by the I2C-bus. CTRL is an open-drain
output and therefore requires an external pull-up resistor.
UNCOR
33
O uncorrectable packet: this output signal is HIGH when the provided packet is
uncorrectable (during the 188 bytes of the packet). The uncorrectable packet is not
affected by the Reed Solomon decoder, but the MSB of the byte following the sync
byte is forced to logic 1 for the MPEG-2 process: error flag indicator (if RSI and IEI
are set LOW in the I2C-bus table).
PSYNC
34
O pulse synchro: this output signal goes HIGH when the sync byte (0x47) is provided,
then it goes LOW until the next sync byte
OCLK
35 O output clock: this is the output clock for the DO[7:0] data outputs. OCLK is internally
generated depending on which interface is selected.
DEN
36 O data enable: this output signal is HIGH when there is valid data on the output bus
DO[7:0]
2001 Oct 01
5

5 Page





TDA10021 arduino
Philips Semiconductors
DVB-C channel receiver
Product specification
TDA10021HT
handbook, full pagewidth
VCCA(PLL) 64
PLLGND 63
DGND 62
VCCD(PLL) 61
VDDA3 60
VSSA3 59
TDA10021HT
VIP 58
VIM 57
Vref(pos) 53
Vref(neg) 54
VDDA2 52
VSSA2 51
VDDD1 50
VSSD1 49
1
+3.3 V
10 10
nF µF
1
+1.8 V
10 10
nF µF
1
+3.3 V
10 10
nF µF
0.1 µF
0.1 µF
100
nF
VINP
VINM
100
nF
1
+3.3 V
10 10
nF µF
1
+1.8 V
10 10
nF µF
MGW349
2001 Oct 01
Fig.5 PLL and ADC connections.
11

11 Page







PáginasTotal 16 Páginas
PDF Descargar[ Datasheet TDA10021.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TDA10021DVB-C channel receiverNXP Semiconductors
NXP Semiconductors
TDA10021HTDVB-C channel receiverNXP Semiconductors
NXP Semiconductors
TDA10023HTSingle chip DVB-C/MCNS channel receiverPhilips
Philips
TDA1002ARecording and Playback AmplifierETC
ETC

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar