DataSheet.es    


PDF ZPSD501B1V-C-20JI Data sheet ( Hoja de datos )

Número de pieza ZPSD501B1V-C-20JI
Descripción Low Cost Field Programmable Microcontroller Peripherals
Fabricantes STMicroelectronics 
Logotipo STMicroelectronics Logotipo



Hay una vista previa y un enlace de descarga de ZPSD501B1V-C-20JI (archivo pdf) en la parte inferior de esta página.


Total 70 Páginas

No Preview Available ! ZPSD501B1V-C-20JI Hoja de datos, Descripción, Manual

PSD5XX
ZPSD5XX
Low Cost Field Programmable Microcontroller Peripherals
NOT FOR NEW DESIGN
FEATURES SUMMARY
s Single Supply Voltage:
– 5 V±10% for PSD5XX
– 2.7 to 5.5 V for PSD5XX-V
s Up to 1 Mbit of UV EPROM
s Up to 16 Kbit SRAM
s Input Latches
s Programmable I/O ports
s Page Logic
s Programmable Security
Figure 1. Packages
PLDCC68 (J)
CLDCC68 (L)
TQFP68 (U)
January 2002
This is information on a product still in production but not recommended for new designs.
1/3

1 page




ZPSD501B1V-C-20JI pdf
PSD5XX Family
Introduction
(cont.)
The Peripheral PLD (PPLD) generates outputs to the Counter/Timer unit and the Interrupt
Controller. The PPLD outputs to the Counter/Timer enable, disable, or trigger counting or
time capture. The PPLD outputs to the Interrupt Controller enables the user to define
conditions for interrupt generation.
The Counter/Timer unit provides four 16-bit highly flexible Counter/Timers. Each has five
modes of operation: pulse, waveform, event counting, time capture, and watchdog
(real-time clock). Each Counter/Timer can be programmed to count up or down. The inputs
to the Counter/Timer, which enable/disable counting or trigger an operation, can originate
from the PPLD directly or directly from the pins. The maximum operating frequency of each
counter is 7.5 MHz. The input clock can be divided (by up to 280) before driving the
Counter/Timer unit using the 4 to 280 prescaler.
The Interrupt Controller has eight levels of priority encoding. It accepts four user-defined
interrupts and four terminal counts from the Counter/Timer. Each interrupt can be
individually masked and configured to be level or edge sensitive. A 3-bit interrupt vector is
generated that can be read by the microcontroller. The serviced interrupt will be cleared
automatically after the microcontroller has read the interrupt vector.
The PSD5XX has 40 I/O pins that are divided among 5 ports. Each I/O pin can be
individually configured to provide many functions, including the following:
MCU I/O
ZPLD I/O
Latched address output (for MCUs with multiplexed data bus)
Special function I/O (Counter/Timer and Interrupts)
Data bus (for MCUs with non-multiplexed data bus).
The PSD5XX can easily interface with virtually any 8- or 16-bit microcontroller with a
multiplexed or non-multiplexed bus. All of the MCU control signals are connected to the
ZPLDs, enabling the user to generate signals for external devices. The PSD5XX can
generate a reset output based on the RESET input (includes hysteresis).
The PSD5XX provides between 256 Kbits and 1 Mbit of EPROM that is divided in to four
equal-sized blocks. Each block can occupy a different address location, allowing for
versatile address mapping. The access time of the EPROM includes the address latching
and DPLD decoding.
The PSD5XX has an optional 16 Kbit SRAM that can be battery-backed by connecting a
battery to the Vstby pin. The battery will protect the contents of the SRAM in the event of a
power failure. Therefore, you can place data in the optional SRAM that you want to keep
after the power is switched off. Power switch-over to the battery automatically occurs when
Vcc drops below Vstby.
A four-bit Page Register enables easy access to the I/O section, EPROM, and SRAM for
microcontrollers with limited address space. The Page Register outputs are connected to
the ZPLDs and thus can also be used for external paging schemes.
Please refer to the revision block at
the end of this document for updated
information.
2

5 Page





ZPSD501B1V-C-20JI arduino
PSD5XX Family
7.0
PSD5XX
Family
There are 7 unique devices in the PSD5XX family. The part classifications are based on
EPROM size and data bus width. The features of each part are listed in Table 1.
Table 1. PSD5XX Product Matrix
Part Bus
DPLD + GPLD + PPLD
I/O Timers Inter. WD* PMU EPROM SRAM
#
Bit
Inputs
Product
Terms
Registered
Macrocells
Pins
Contr.
K bit K bit
501B1 x8/x16 61
511B1 x8
61
140
140
30
40 4 * 16
8 1 * 16 Yes 256
16
30
40 4 * 16
8 1 * 16 Yes 256
16
502B1 x8/x16
512B0 x8
512B1 x8
61
61
61
140
140
140
30
40 4 * 16
8 1 * 16 Yes 512
16
30
40 4 * 16
8 1 * 16 Yes 512
30
40 4 * 16
8 1 * 16 Yes 512
16
503B1 x8/x16 61
513B1 x8
61
140
140
WD = WatchDog Timer.
PMU = Power Management Unit.
*One of the four 16-Bit Timers.
30
40 4 * 16
8 1 * 16 Yes 1024 16
30
40 4 * 16
8 1 * 16 Yes 1024 16
8

11 Page







PáginasTotal 70 Páginas
PDF Descargar[ Datasheet ZPSD501B1V-C-20JI.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ZPSD501B1V-C-20JLow Cost Field Programmable Microcontroller PeripheralsSTMicroelectronics
STMicroelectronics
ZPSD501B1V-C-20JILow Cost Field Programmable Microcontroller PeripheralsSTMicroelectronics
STMicroelectronics

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar