DataSheet.es    


PDF UPD45128163G5-A75-9JF Data sheet ( Hoja de datos )

Número de pieza UPD45128163G5-A75-9JF
Descripción 128M-bit Synchronous DRAM 4-bank/ LVTTL
Fabricantes NEC 
Logotipo NEC Logotipo



Hay una vista previa y un enlace de descarga de UPD45128163G5-A75-9JF (archivo pdf) en la parte inferior de esta página.


Total 70 Páginas

No Preview Available ! UPD45128163G5-A75-9JF Hoja de datos, Descripción, Manual

DATA SHEET
MOS INTEGRATED CIRCUIT
µPD45128441, 45128841, 45128163
128M-bit Synchronous DRAM
4-bank, LVTTL
Description
The µPD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access
memories, organized as 8,388,608 × 4 × 4, 4,194,304 × 8 × 4, 2,097,152 × 16 × 4 (word × bit × bank), respectively.
The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.
All inputs and outputs are synchronized with the positive edge of the clock.
The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).
These products are packaged in 54-pin TSOP (II).
Features
Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
Pulsed interface
Possible to assert random column address in every cycle
Quad internal banks controlled by BA0(A13) and BA1(A12)
Byte control (×16) by LDQM and UDQM
Programmable Wrap sequence (Sequential / Interleave)
Programmable burst length (1, 2, 4, 8 and full page)
Programmable /CAS latency (2 and 3)
Automatic precharge and controlled precharge
CBR (Auto) refresh and self refresh
• ×4, ×8, ×16 organization
Single 3.3 V ± 0.3 V power supply
LVTTL compatible inputs and outputs
4,096 refresh cycles / 64 ms
Burst termination by Burst stop command and Precharge command
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
Document No. M12650EJBV0DS00 (11th edition)
Date Published April 2000 NS CP (K)
Printed in Japan
The mark shows major revised points.
©
1997

1 page




UPD45128163G5-A75-9JF pdf
µPD45128441, 45128841, 45128163
[µPD45128841]
54-pin Plastic TSOP (II) (10.16mm (400))
4M words × 8 bits × 4 banks
VCC
DQ0
VCCQ
NC
DQ1
VSSQ
NC
DQ2
VCCQ
NC
DQ3
VSSQ
NC
VCC
NC
/WE
/CAS
/RAS
/CS
BA0(A13)
BA1(A12)
A10
A0
A1
A2
A3
VCC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54 Vss
53 DQ7
52 VssQ
51 NC
50 DQ6
49 VccQ
48 NC
47 DQ5
46 VssQ
45 NC
44 DQ4
43 VccQ
42 NC
41 Vss
40 NC
39 DQM
38 CLK
37 CKE
36 NC
35 A11
34 A9
33 A8
32 A7
31 A6
30 A5
29 A4
28 Vss
A0 to A11 Note
: Address inputs
BA0(A13), BA1(A12): Bank select
DQ0 to DQ7
: Data inputs / outputs
CLK : Clock input
CKE
: Clock enable
/CS : Chip select
/RAS
: Row address strobe
/CAS
: Column address strobe
/WE : Write enable
DQM
: DQ mask enable
VCC : Supply voltage
VSS : Ground
VCCQ
: Supply voltage for DQ
VSSQ
: Ground for DQ
NC : No connection
Note A0 to A11 : Row address inputs
A0 to A9 : Column address inputs
Data Sheet M12650EJBV0DS00
5

5 Page





UPD45128163G5-A75-9JF arduino
µPD45128441, 45128841, 45128163
2. Commands
Mode register set command
(/CS, /RAS, /CAS, /WE = Low)
The µPD45128xxx has a mode register that defines how the device
operates. In this command, A0 through A11, BA0(A13) and BA1(A12)
are the data input pins. After power on, the mode register set
command must be executed to initialize the device.
The mode register can be set only when all banks are in idle state.
During 2 CLK (tRSC) following this command, the µPD45128xxx
cannot accept any other commands.
Fig.1 Mode register set command
CLK
CKE
/CS
/RAS
/CAS
/WE
BA0(A13), BA1(A12)
A10
Add
H
Activate command
(/CS, /RAS = Low, /CAS, /WE = High)
The µPD45128xxx has four banks, each with 4,096 rows.
This command activates the bank selected by BA0(A13) and
BA1(A12) and a row address selected by A0 through A11.
This command corresponds to a conventional DRAM’s /RAS falling.
Fig.2 Row address strobe and
bank activate command
CLK
CKE
/CS
/RAS
/CAS
/WE
BA0(A13), BA1(A12)
A10
Add
H
Row
Row
Precharge command
(/CS, /RAS, /WE = Low, /CAS = High)
This command begins precharge operation of the bank selected by
BA0(A13) and BA1(A12). When A10 is High, all banks are
precharged, regardless of BA0(A13) and BA1(A12). When A10 is
Low, only the bank selected by BA0(A13) and BA1(A12) is
precharged.
After this command, the µPD45128xxx can’t accept the activate
command to the precharging bank during tRP (precharge to activate
command period).
This command corresponds to a conventional DRAM’s /RAS rising.
Fig.3 Precharge command
CLK
CKE
/CS
/RAS
/CAS
/WE
BA0(A13), BA1(A12)
A10
(Precharge select)
Add
H
Data Sheet M12650EJBV0DS00
11

11 Page







PáginasTotal 70 Páginas
PDF Descargar[ Datasheet UPD45128163G5-A75-9JF.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
UPD45128163G5-A75-9JF128M-bit Synchronous DRAM 4-bank/ LVTTLNEC
NEC

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar