|
|
Número de pieza | UPC4091 | |
Descripción | J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER | |
Fabricantes | NEC | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de UPC4091 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
No Preview Available ! DATA SHEET
BIPOLAR ANALOG INTEGRATED CIRCUIT
µPC4091
J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER
The µPC4091 operational amplifier offers high input impedance, low offset voltage, high slew rate, and stable AC
operating characteristics. NEC's unique high-speed PNP transistor (fT = 300 MHz) in the output stage solves the
oscillation problem of current sinking with a large capacitive load. Zener-zap resistor trimming in the input stage
produces excellent offset voltage and temperature drift characteristics.
FEATURES
• Stable operation with 10000 pF capacitive load
• Low input offset voltage and offset voltage null
capability
±2.5 mV (MAX.)
±7 µV/°C (TYP.) temperature drift
• Very low input bias and offset currents
• Low noise : en = 19 nV/ √Hz (TYP.)
• Output short circuit protection
• High input impedance ... J-FET Input Stage
• Internal frequency compensation
• High slew rate: 15 V/µs (TYP.)
ORDERING INFORMATION
Part Number
µPC4091C
µPC4091G2
EQUIVALENT CIRCUIT
(2)
II
Q1
Q2
IN
(3)
Q5
Q3 Q4
(1) (5)
OFFSET
NULL
TRIMMED
OFFSET
NULL
Package
8-pin plastic DIP (300 mil)
8-pin plastic SOP (225 mil)
Q6
Q7
C1
D1
V+
(7)
Q9
OUT
(6)
Q10
HIGH SPEED
PNP
Q8
(4)
V–
PIN CONFIGURATION
(Top View)
µPC4091C, 4091G2
OFFSET
NULL
1
8 NC
II 2
7 V+
IN 3
–+
6 OUT
V– 4
OFFSET
5 NULL
Remark NC : No Connection
The information in this document is subject to change without notice.
Document No. G13904EJ1V0DS00 (1st edition)
Date Published November 1998 N CP(K)
Printed in Japan
©
1998
1 page OUTPUT SOURCE CURRENT LIMIT
+15
V± = ±15 V
+10 TA = 70 °C
25 °C
−20 °C
+5
0 10 20 30
IO SOURCE - Output Source Current - mA
SUPPLY CURRENT
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0 ±5 ±10 ±15 ±20
V± - Supply Voltage - V
VOLTAGE FOLLOWER PULSE RESPONSE 1
(V± = ±15 V, AV = +1)
(RL = 2 kΩ, CL = 100 pF)
10
0
−10
0246
t - Time - µs
µPC4091
OUTPUT SINK CURRENT LIMIT
−15
V± = ±15 V
−10
TA = 70 °C
25 °C
−5 −20 °C
0 10 20 30
IO SINK - Output Sink Current - mA
INPUT EQUIVALENT NOISE VOLTAGE DENSITY
50
V± = ±15 V
RS = 100 Ω
40
30
20
10
0
10 100 1k 10k 100k
f - Frequency - Hz
VOLTAGE FOLLOWER PULSE RESPONSE 2
(V± = ±15 V, AV = +1)
(RL = 2 kΩ, CL = 10000 pF)
10
0
−10
0 20 40 60
t - Time - µs
5
5 Page [MEMO]
µPC4091
11
11 Page |
Páginas | Total 12 Páginas | |
PDF Descargar | [ Datasheet UPC4091.PDF ] |
Número de pieza | Descripción | Fabricantes |
UPC4091 | J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER | NEC |
UPC4091C | J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER | NEC |
UPC4091G2 | J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER | NEC |
UPC4092 | J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER | NEC |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |