|
|
PDF S1T8527C Data sheet ( Hoja de datos )
| Número de pieza | S1T8527C | |
| Descripción | 1 CHIP CLP SUBSYSTEM IC | |
| Fabricantes | Samsung semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de S1T8527C (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
1 CHIP CLP SUBSYSTEM IC
INTRODUCTION
48−QFP−1010E
S1T8527C is a monolithic circuit which can be used in high
performance 60MHz MCA type CLP System. The S1T8527C is a
subsystem IC for FM / FSK receiving systems and a complete one chip
FM / FSK receiver IC for 60MHz system. It’s feature includes receiving
functions for FM / FSK systems, a compander to remove external
noise, and PLL ( Phase Lock Loop ) of channel selection which blocks
surrounding frequency interference.
The S1T8527C can be used with a wide range of FM / FSK VHF
bandwidth systems, including cordless phone, and the narrow band
voice and data sending / receiving systems.
To make applications easily and simply, peripheral parts are minimized.
FEATURES
• Operating voltage range: 2.0V — 5.5V
• Typical supply current: 13.5mA at 3.6V
• Built−in low battery detection function ( selectable 3.45V, 3.3V, 3.0V, 2.2V, 2.1V )
• Built−in speaker amplifier
• Built−in splatter filter
• Built−in dual conversion receiver, compander and universal PLL
• FM Receiver
— Complete dual conversion circuit
— Excellent input sensitivity (0.7µVrms at 12dB SINAD)
• Compader
— Easy gain control to use external component
— Included ALC (Automatic Level Control) circuit
— Included Mute logic
• Universal PLL
— RX (TX) divided counter range: 1/16 — 1/16383
— Reference frequency divided counter range: 1/16 — 1/4095
— Lock detector signal output
— Serial interface with MCU for controlling each block
ORDERING INFORMATION
Device
S1T8527C01-Q0R0
Package
48−QFP−1010E
Operating Temperature
−20°C — + 70°C
S1T8527C
1
1 page  
1 CHIP CLP SUBSYSTEM IC
S1T8527C
PIN DESCRIPTION (Continued)
Pin No
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
Symbol
Description
SAO 1
Output terminal of Speaker amp 1.
DC voltage level is ( Vcc — 0.7V ) / 2.
SAI Speaker Amp 1 input terminal.
Between this terminal and Expander output terminal, uses a AC coupled.
EO Output terminal of Expander, from which a regenerated voice signals are emitted.
ERC
Converts waveform from the full wave rectifier to DC element at the rectifier block of
Expander. ( RC = 33 msec )
EPI −
Pre-amp inverting input terminal of Expander.
Adjusts the negative feedback loop gain. ( in application, gain is 5 ).
ALC Reference current input terminal of Automatic Level Control ( ALC); Adjusts THD of
compressor output voltage to less than 3% or limits the frequency deviation of TX if the
input is higher than a certain level. The ALC circuit may be turned off depending on the
ALC reference current or the magnitude of output voltage may be limited if it is higher
than a certain level.
VREF(COMP) Reference voltage ( VREF= 1V ). Supplies a regulator voltage to the Compressor and
Expander of COMPANDER.
MDO
Output terminal of the Meter Driver.
Amplitude of RF input signal for useful frequency is detected by Meter Driver circuit.
The Meter Driver circuit has perfect linear characteristic of 60dB range for input signal
level. ( 0.1µA / dB ).
DSCO
Output terminal of Data Slicing comparator.
Separates Frequency Shift Keying ( FSK ) serial data and executes data shaping and
limiting.
DSCI
Input terminal of Data slicing comparator.
Non-inverting type with the negative input terminal biased to 1/2 Vcc.
RAO
Recovered Audio Output terminal. Voice signals detected by the Quadrature Detector
are amplified and then output through this terminal.
QCI3
Quadrature coil input terminal.
The 455kHz oscillator circuit is an Lp = 680uH, Cp = 180pF valued LC tank circuit.
Voice signals are detected by mixture of 455kHz ( by phase difference ) which is
converted from mixer 2.
GNDRX
Ground .
Ground for Receiver.
LD Limiter input and decoupling terminal.
LI Removes amplitude modulation elements caused by fading or FM signal noise. Limiting
IF amplifies and limits the second intermediate frequency, 455kHz.The input
impedance of the limiting IF amplifier is set to 1.5kΩ. While FM waves are transmitted
with constant magnitude, their magnitudes are slightly modulated due to reflection from
obstacles, fading phenomenon, noise wave, and mixing with AM wave elements before
entering the receiver’s antenna.The limiter makes amplitude uniform by removing these
AM wave elements.
5
5 Page 
1 CHIP CLP SUBSYSTEM IC
S1T8527C
PLL PROGRAM SUMMARY
MCU ( MICOM ) SERIAL INTERFACE ( MSB : 1ST INPUT )
Use CLK (Pin 7 ), DATA (Pin 8 ) , EN (Pin 9 ) terminals for program. DATA and CLK terminals are used for loading
data to internal Shift - Register. When EN terminal is ‘Low’ It is possible to program TX-Channel Counter, RX -
Channel Counter and various control functions of PLL. When EN terminal is ‘High’ Program 1st Local Oscillator
Capacitor Selection in receiver for U.S.A - 25 CH function.
— TX - Register, RX-Register, Control Register
DATA
MSB
PMC0
PMC1
14 Bit DATA
LSB
EN
CLK
— Reference - Register
DATA
MSB
PMC0
PMC1
UK_S1 UK_S0
LSB
12 Bit DATA
EN
CLK
— RECEIVER -1st local oscillator internal capacitor selection register & low battery detector voltage register
[ CLO_LBD-Register ]
DATA
EN
CLK
MSB
LSB
PMC LBD3 LBD2 LBD1 LBD0 CLO5 CLO4 CLO3 CLO2 CLO1 CLO0
<1>
11
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet S1T8527C.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| S1T8527C | 1 CHIP CLP SUBSYSTEM IC | Samsung semiconductor |
| S1T8527C01-Q0R0 | 1 CHIP CLP SUBSYSTEM IC | Samsung semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |