|
|
PDF IDT7MP4120 Data sheet ( Hoja de datos )
| Número de pieza | IDT7MP4120 | |
| Descripción | 1M x 32 CMOS STATIC RAM MODULE | |
| Fabricantes | Integrated Device | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de IDT7MP4120 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
1M x 32
CMOS STATIC RAM MODULE
IDT7MP4120
Integrated Device Technology, Inc.
FEATURES
• High-density 4MB Static RAM module
• Low profile 72-pin ZIP (Zig-zag In-line vertical Package)
or 72-pin SIMM (Single In-line Memory Module)
• Fast access time: 20ns (max.)
• Surface mounted plastic components on an epoxy
laminate (FR-4) substrate
• Single 5V (±10%) power supply
• Multiple GND pins and decoupling capacitors for maxi-
mum noise immunity
• Inputs/outputs directly TTL-compatible
PIN CONFIGURATION(1)
NC
PD3
PD0
I/O 0
I/O 1
I/O 2
I/O 3
VCC
A7
A8
A9
I/O 4
I/O 5
I/O 6
I/O 7
WE
A14
CS1
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
1 NC
3 PD2
5 GND
7 PD1
9 I/O 8
11 I/O 9
13 I/O 10
15 I/O 11
17 A0
19 A1
21 A2
23 I/O 12
25 I/O 13
27 I/O 14
29 I/O 15
31 GND
33 A15
35 CS2
PD0 -GND
PD1 -NC
PD2 -GND
PD3 -NC
CS3
A16
GND
I/O 16
I/O 17
I/O 18
I/O 19
A10
A11
A12
A13
I/O 20
I/O 21
I/O 22
I/O 23
GND
A19
NC
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
37 CS4
39 A17
41 OE
43 I/O 24
45 I/O 25
47 I/O 26
49 I/O 27
51 A3
53 A4
55 A5
57 VCC
59 A6
61 I/O 28
63 I/O 29
65 I/O 30
67 I/O 31
69 A18
71 NC
ZIP, SIMM
TOP VIEW
3019 drw 01
NOTE:
1. Pins 3, 4, 6 and 7 (PD0, PD1, PD2 and PD3 respectively) are read by the
user to determine the density of the module. If PD0 reads GND, PD1 reads
NC, PD2 reads GND and PD3 reads NC, then the module has a 1M depth.
The IDT logo is a registered trademark of Integrated Device Technology Inc.
DESCRIPTION
The IDT7MP4120 is a 1M x 32 Static RAM module con-
structed on an epoxy laminate (FR-4) substrate using 8 1M x
4 Static RAMs in plastic packages. Availability of four chip
select lines (one for each group of two RAMs) provides byte
access. The IDT7MP4120 is available with access time as fast
as 20ns with minimal power consumption.
The IDT7MP4120 is packaged in a 72-pin FR-4 ZIP (Zig-
zag In-line vertical Package)or a 72-pin SIMM (Single In-line
Memory Module). The ZIP configuration allows 72 pins to be
placed on a package 4.05" long and 0.365" wide. At only 0.60"
high, this low-profile package is ideal for systems with mini-
mum board spacing while the SIMM configuration allows use
of edge mounted sockets to secure the module.
All inputs and outputs of the IDT7MP4120 are TTL-com-
patible and operate from a single 5V supply. Full asynchro-
nous circuitry requires no clocks or refresh for operation and
provides equal access and cycle times for ease of use.
Four identification pins (PD0, PD1, PD2 and PD3) are pro-
vided for applications in which different density versions of the
module are used. In this way, the target system can read the
respective levels of PD0, PD1, PD2 and PD3 to determine a 1M
depth.
The contact pins are plated with 100 micro-inches of nickel
covered by 30 micro-inches minimum of selective gold.
FUNCTIONAL BLOCK DIAGRAM
CS1 CS2 CS3 CS4
20
A0 – A19
WE
OE
1M x 32
RAM
3 PD0 – PD3
8888
I/O0-7 I/O8-15 I/O16-23 I/O24-31
3019 drw 02
PIN NAMES
I/O0–I/O31
A0–A19
CS1–CS4
WE
OE
PD0–PD3
VCC
GND
NC
Data Inputs/Outputs
Addresses
Chip Selects
Write Enable
Output Enable
Depth Identification
Power
Ground
No Connect
3019 tbl 01
COMMERCIAL TEMPERATURE RANGE
©1996 Integrated Device Technology, Inc.
7.07
SEPTEMBER 1996
DSC-3019/5
1
1 page  
IDT7MP4120
1M x 32 CMOS STATIC RAM MODULE
TIMING WAVEFORM OF READ CYCLE NO. 1(1)
ADDRESS
OE
CS
DATA OUT
tRC
tAA
tACS
tCLZ (5)
tOE
tOLZ (5)
TIMING WAVEFORM OF READ CYCLE NO. 2(1,2,4)
tRC
ADDRESS
tAA
tOH
DATAOUT
PREVIOUS DATA VALID
COMMERCIAL TEMPERATURE RANGE
tOH
tOHZ (5)
tCHZ (5)
3019 drw 05
t OH
DATA VALID
3019 drw 06
TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)
CS
DATAOUT
tCLZ (5)
tACS
NOTES:
1. WE is HIGH for Read Cycle.
2. Device is continuously selected. CS = VIL.
3. Address valid prior to or coincident with CS transition LOW.
4. OE = VIL.
5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.
tCHZ (5)
3019 drw 07
7.07 5
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet IDT7MP4120.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| IDT7MP4120 | 1M x 32 CMOS STATIC RAM MODULE | Integrated Device |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |