|
|
Número de pieza | RIVA128 | |
Descripción | RIVA 128 128-BIT 3D MULTIMEDIA ACCELERATOR | |
Fabricantes | STMicroelectronics | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de RIVA128 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! ®™
RIVA 128™
128-BIT 3D MULTIMEDIA ACCELERATOR
DESCRIPTION
The RIVA 128™ is the first 128-bit 3D Multimedia
Accelerator to offer unparalleled 2D and 3D perfor-
mance, meeting all the requirements of the main-
stream PC graphics market and Microsoft’s
PC’97. The RIVA 128 introduces the most ad-
vanced Direct3D™ acceleration solution and also
delivers leadership VGA, 2D and Video perfor-
mance, enabling a range of applications from 3D
games through to DVD, Intercast™ and video con-
ferencing.
BLOCK DIAGRAM
1.6 GByte/s
Internal Bus
Bandwidth
DMA Bus
Host
PCI/AGP Interface
FIFO/
DMA
Pusher
KEY FEATURES
• Fast 32-bit VGA/SVGA
• High performance 128-bit 2D/GUI/DirectDraw
Acceleration
• Interactive, Photorealistic Direct3D Accelera-
tion with advanced effects
• Massive 1.6Gbytes/s, 100MHz 128-bit wide
frame buffer interface
• Video Acceleration for DirectDraw/DirectVideo,
MPEG-1/2 and Indeo®
- Planar 4:2:0 and packed 4:2:2 Color Space
Conversion
- X and Y smooth up and down scaling
• 230MHz Palette-DAC supporting up to
1600x1200@75Hz
• NTSC and PAL output with flicker-filter
• Multi-function Video Port and serial interface
• Bus mastering DMA 66MHz Accelerated
Graphics Port (AGP) 1.0 Interface
• Bus mastering DMA PCI 2.1 interface
• 0.35 micron 5LM CMOS
• 300 PBGA
Video Port
DMA Engine
Graphics Engine
128 bit 2D
Direct3D
DMA Engine
Palette DAC
YUV - RGB,
X & Y scaler
CCIR656
Video
Monitor/
TV
VGA
SGRAM Interface
128 bit
interface
October 1997
The information in this datasheet is subject to change
42 1687 01 (SGS-THOMSON)
1/77
1 page 128-BIT 3D MULTIMEDIA ACCELERATOR
1 RIVA 128 300PBGA DEVICE PINOUT
RIVA 128
NOTES
1
2
∗
NIC = No Internal Connection. Do not connect to these pins.
VDD=3.3V
Signals denoted with an asterisk are defined for future expansion. See Pin Descriptions, Section 2, page 6 for details.
5/77
5 Page 128-BIT 3D MULTIMEDIA ACCELERATOR
RIVA 128
3 OVERVIEW OF THE RIVA 128
The RIVA 128 is the first 128-bit 3D Multimedia
Accelerator to offer unparalleled 2D and 3D perfor-
mance, meeting all the requirements of the main-
stream PC graphics market and Microsoft’s
PC’97. The RIVA 128 introduces the most ad-
vanced Direct3D™ acceleration solution and also
delivers leadership VGA, 2D and Video perfor-
mance, enabling a range of applications from 3D
games through to DVD, Intercast™ and video con-
ferencing.
3.1 BALANCED PC SYSTEM
The RIVA 128 is designed to leverage existing PC
system resources such as system memory, high
bandwidth internal buses and bus master capabil-
ities. The synergy between the RIVA 128 graphics
pipeline architecture and that of the current gener-
ation PCI and next generation AGP platforms, de-
fines ground breaking performance levels at the
cost point currently required for mainstream PC
graphics solutions.
Execute versus DMA models
The RIVA 128 is architected to optimize PC sys-
tem resources in a manner consistent with the
AGP “Execute” model. In this model texture map
data for 3D applications is stored in system mem-
ory and individual texels are accessed as needed
by the graphics pipeline. This is a significant en-
hancement over the DMA model where entire tex-
ture maps are transferred into off-screen frame-
buffer memory.
The advantages of the Execute versus the DMA
model are:
• Improved system performance since only the
required texels and not the entire texture map,
cross the bus.
• Substantial cost savings since all the framebuff-
er is usable for the displayed screen and Z buff-
er and no part of it is required to be dedicated
to texture storage or texture caching.
• There is no software overhead in the Direct3D
driver to manage texture caching between ap-
plication memory and the framebuffer.
To extend the advantages of the Execute model,
the RIVA 128’s proprietary texture cache and vir-
tual DMA bus master design overcomes the band-
width limitation of PCI, by sustaining a high texel
throughput with minimum bus utilization. The host
interface supports burst transactions up to 66MHz
and provides over 200MBytes/s on AGP. AGP ac-
cesses offer other performance enhancements
since they are from non-cacheable memory (no
snoop) and can be low priority to prevent proces-
sor stalls, or high priority to prevent graphics en-
gine stalls.
Building a balanced system
RIVA 128 is architected to provide the level of 3D
graphics performance and quality available in top
arcade platforms. To provide comparable scene
complexity in the 1997 time-frame, processors will
have to achieve new levels of floating point perfor-
mance. Profiles have shown that 1997 main-
stream CPUs will be able to transform over 1 mil-
lion lit, meshed triangles/s at 50% utilization using
Direct3D. This represents an order of magnitude
performance increase over anything attainable in
1996 PC games.
To build a balanced system the graphics pipeline
must match the CPU’s performance. It must be ca-
pable of rendering at least 1 million polygons/s in
order to avoid CPU stalls. Factors affecting this
system balance include:
• Direct3D compatibility. Minimizing the differ-
ences between the hardware interface and the
Direct3D data structures.
• Triangle setup. Minimizing the number of for-
mat conversions and delta calculations done by
the CPU.
• Display-list processing. Avoiding CPU stalls by
allowing the graphics pipeline to execute inde-
pendently of the CPU.
• Vertex caching. Avoids saturating the host in-
terface with repeated vertices, lowering the traf-
fic on the bus and reducing system memory col-
lisions.
• Host interface performance.
3.2 HOST INTERFACE
The host interface boosts communication between
the host CPU and the RIVA 128. The optimized in-
terface performs burst DMA bus mastering for ef-
ficient and fast data transfer.
• 32-bit PCI version 2.1 or AGP version 1.0
• Burst DMA Master and target
• 33MHz PCI clock rate or 66MHz AGP clock rate
• Supports over 100MBytes/s with 33MHz PCI
and over 200MBytes/s on 66MHz AGP
• Implements read buffer posting on AGP
• Fully supports the “Execute” model on both PCI
and AGP
11/77
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet RIVA128.PDF ] |
Número de pieza | Descripción | Fabricantes |
RIVA128 | RIVA 128 128-BIT 3D MULTIMEDIA ACCELERATOR | STMicroelectronics |
RIVA128ZX | 128-BIT 3D MULTIMEDIA ACCELERATOR | STMicroelectronics |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |