DataSheet.es    


PDF RM5261-200-QI Data sheet ( Hoja de datos )

Número de pieza RM5261-200-QI
Descripción RM5261 Microprocessor with 64-Bit System Bus Data Sheet Released
Fabricantes PMC-Sierra Inc 
Logotipo PMC-Sierra  Inc Logotipo



Hay una vista previa y un enlace de descarga de RM5261-200-QI (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! RM5261-200-QI Hoja de datos, Descripción, Manual

RM5261Microprocessor with 64-Bit System Bus Data Sheet
Released
RM5261
RM5261Microprocessor with 64-Bit
System Bus
Data Sheet
Proprietary and Confidential
Issue 1, March 2001
Proprietary and Confidential to PMC-Sierra, Inc and for its Customers Internal Use
Document ID: PMC-2002241, Issue 1

1 page




RM5261-200-QI pdf
RM5261Microprocessor with 64-Bit System Bus Data Sheet
Released
Table of Contents
Legal Information ...........................................................................................................................2
Revision History .............................................................................................................................3
Document Conventions .................................................................................................................4
Table of Contents ..........................................................................................................................5
List of Figures ................................................................................................................................7
List of Tables .................................................................................................................................8
1 Features ..................................................................................................................................9
2 Block Diagram .......................................................................................................................10
3 Hardware Overview ...............................................................................................................11
3.1 Superscalar Dispatch ...................................................................................................11
3.2 CPU Registers .............................................................................................................11
3.3 Integer Unit ..................................................................................................................11
3.4 Pipeline ........................................................................................................................12
3.5 Register File .................................................................................................................12
3.6 ALU ..............................................................................................................................12
3.7 Integer Multiply/Divide ..................................................................................................13
3.8 Floating-Point Co-Processor ........................................................................................13
3.9 Floating-Point Unit .......................................................................................................13
3.10 Floating-Point General Register File ............................................................................15
3.11 System Control Co-processor (CP0) ............................................................................15
3.12 System Control Co-Processor Registers .....................................................................15
3.13 Virtual to Physical Address Mapping ............................................................................16
3.14 Joint TLB ......................................................................................................................17
3.15 Instruction TLB .............................................................................................................18
3.16 Data TLB ......................................................................................................................18
3.17 Cache Memory .............................................................................................................18
3.18 Instruction Cache .........................................................................................................19
3.19 Data Cache ..................................................................................................................19
3.20 Write buffer ..................................................................................................................21
3.21 System Interface ..........................................................................................................21
3.22 System Address/Data Bus ...........................................................................................21
3.23 System Command Bus ................................................................................................21
3.24 Handshake Signals ......................................................................................................22
3.25 Non-overlapping System Interface ...............................................................................22
3.26 Enhanced Write Modes ................................................................................................23
3.27 External Requests ........................................................................................................24
3.28 Interrupt Handling ........................................................................................................24
3.29 Standby Mode ..............................................................................................................24
3.30 JTAG Interface .............................................................................................................24
Proprietary and Confidential to PMC-Sierra, Inc and for its Customers Internal Use
Document ID: PMC-2002241, Issue 1
5

5 Page





RM5261-200-QI arduino
RM5261Microprocessor with 64-Bit System Bus Data Sheet
Released
3 Hardware Overview
The RM5261 offers a high-level of integration targeted at high-performance embedded
applications. The key elements of the RM5261 are briefly described below.
3.1 Superscalar Dispatch
The RM5261 has an asymmetric superscalar dispatch unit which allows it to issue an integer
instruction and a floating-point computation instruction simultaneously. Integer instructions
include alu, branch, load/store, and floating-point load/store, while floating-point computation
instructions include floating-point add, subtract, combined multiply-add, converts, etc. In
combination with its high-throughput fully pipelined floating-point execution unit, the superscalar
capability of the RM5261 provides unparalleled price/performance in computationally intensive
embedded applications.
3.2 CPU Registers
The RM5261 CPU has a simple user-visible state consisting of 32 general purpose registers, two
special purpose registers for integer multiplication and division, a program counter, and no
condition code bits. Figure 2 shows the user visible state.
Figure 2 CPU Registers
General Purpose Registers
63 0
0
r1
r2
r29
r30
r31
Multiply/Divide Registers
63
HI
63
LO
0
0
Program Counter
63
PC
0
3.3 Integer Unit
Like the RM5260, the RM5261 implements the MIPS IV Instruction Set Architecture, and is
therefore fully upward compatible with applications that run on processors implementing the
earlier generation MIPS I-III instruction sets. Additionally, the RM5261 includes three
implementation specific instructions not found in the baseline MIPS IV ISA but that are useful in
the embedded market place. Described in detail in a later section, these instructions are integer
multiply-accumulate and 3-operand integer multiply.
The RM5261 integer unit includes thirty-two general purpose 64-bit registers, a load/store
architecture with single cycle ALU operations (add, sub, logical, shift) and an autonomous
Proprietary and Confidential to PMC-Sierra, Inc and for its Customers Internal Use
Document ID: PMC-2002241, Issue 1
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet RM5261-200-QI.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
RM5261-200-QRM5261 Microprocessor with 64-Bit System Bus Data Sheet ReleasedPMC-Sierra  Inc
PMC-Sierra Inc
RM5261-200-QIRM5261 Microprocessor with 64-Bit System Bus Data Sheet ReleasedPMC-Sierra  Inc
PMC-Sierra Inc

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar