|
|
PDF P87LPC768BN Data sheet ( Hoja de datos )
| Número de pieza | P87LPC768BN | |
| Descripción | Low power/ low price/ low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D/and Pulse Width Modulator | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de P87LPC768BN (archivo pdf) en la parte inferior de esta página. Total 64 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
87LPC768
Low power, low price, low pin count
(20 pin) microcontroller with 4 kB OTP
8-bit A/D,and Pulse Width Modulator
Preliminary data
Supersedes data of 2000 May 02
2001 Aug 06
Philips
Semiconductors
1 page  
Philips Semiconductors
Low power, low price, low pin count (20 pin) microcontroller
with 4 kB OTP 8-bit A/D, Pulse Width Modulator
BLOCK DIAGRAM
Preliminary data
87LPC768
ACCELERATED
80C51 CPU
4K BYTE
CODE EPROM
INTERNAL BUS
128 BYTE
DATA RAM
PORT 2
CONFIGURABLE I/OS
PORT 1
CONFIGURABLE I/OS
PORT 0
CONFIGURABLE I/OS
KEYPAD
INTERRUPT
CRYSTAL OR
RESONATOR
CONFIGURABLE
OSCILLATOR
ON-CHIP
R/C
OSCILLATOR
UART
I2C
TIMER 0, 1
WATCHDOG TIMER
AND OSCILLATOR
ANALOG
COMPARATORS
A/D
CONVERTER
PULSE WIDTH
MODULATOR
POWER MONITOR
(POWER-ON RESET,
BROWNOUT RESET)
SU01363
2001 Aug 06
3
5 Page 
Philips Semiconductors
Low power, low price, low pin count (20 pin) microcontroller
with 4 kB OTP 8-bit A/D, Pulse Width Modulator
Preliminary data
87LPC768
FUNCTIONAL DESCRIPTION
Details of 87LPC768 functions will be described in the following
sections.
Enhanced CPU
The 87LPC768 uses an enhanced 80C51 CPU which runs at twice the
speed of standard 80C51 devices. This means that the performance of
the 87LPC768 running at 5 MHz is exactly the same as that of a
standard 80C51 running at 10 MHz. A machine cycle consists of 6
oscillator cycles, and most instructions execute in 6 or 12 clocks. A
user configurable option allows restoring standard 80C51 execution
timing. In that case, a machine cycle becomes 12 oscillator cycles.
In the following sections, the term “CPU clock” is used to refer to the
clock that controls internal instruction execution. This may
sometimes be different from the externally applied clock, as in the
case where the part is configured for standard 80C51 timing by
means of the CLKR configuration bit or in the case where the clock
is divided down via the setting of the DIVM register. These features
are described in the Oscillator section.
Analog Functions
The 87LPC768 incorporates analog peripheral functions: an Analog
to Digital Converter and two Analog Comparators. In order to give
the best analog function performance and to minimize power
consumption, pins that are being used for analog functions must
have the digital outputs and inputs disabled.
Digital outputs are disabled by putting the port output into the Input
Only (high impedance) mode as described in the I/O Ports section.
Digital inputs on port 0 may be disabled through the use of the
PT0AD register. Each bit in this register corresponds to one pin of
Port 0. Setting the corresponding bit in PT0AD disables that pin’s
digital input. Port bits that have their digital inputs disabled will be
read as 0 by any instruction that accesses the port.
Analog to Digital Converter
The 87LPC768 incorporates a four channel, 8-bit A/D converter. The
A/D inputs are alternate functions on four port 0 pins. Because the
device has a very limited number of pins, the A/D power supply and
references are shared with the processor power pins, VDD and VSS.
The A/D converter operates down to a VDD supply of 3.0V.
The A/D converter circuitry consists of a 4-input analog multiplexer
and an 8-bit successive approximation ADC. The A/D employs a
ratiometric potentiometer which guarantees DAC monotonicity.
The A/D converter is controlled by the special function register
ADCON. Details of ADCON are shown in Figure 2. The A/D must be
enabled by setting the ENADC bit at least 10 microseconds before a
conversion is started, to allow time for the A/D to stabilize. Prior to
the beginning of an A/D conversion, one analog input pin must be
selected for conversion via the AADR1 and AADR0 bits. These bits
cannot be changed while the A/D is performing a conversion.
An A/D conversion is started by setting the ADCS bit, which remains
set while the conversion is in progress. When the conversion is
complete, the ADCS bit is cleared and the ADCI bit is set. When
ADCI is set, it will generate an interrupt if the interrupt system is
enabled, the A/D interrupt is enabled (via the EAD bit in the IE1
register), and the A/D interrupt is the highest priority pending
interrupt.
When a conversion is complete, the result is contained in the
register DAC0. This value will not change until another conversion is
started. Before another A/D conversion may be started, the ADCI bit
must be cleared by software. The A/D channel selection may be
changed by the same instruction that sets ADCS to start a new
conversion, but not by the same instruction that clears ADCI.
The connections of the A/D converter are shown in Figure 3.
The ideal A/D result may be calculated as follows:
Result + (VIN–VSS) x
256
VDD–VSS
(round result to the nearest integer)
2001 Aug 06
9
11 Page | ||
| Páginas | Total 64 Páginas | |
| PDF Descargar | [ Datasheet P87LPC768BN.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| P87LPC768BD | Low power/ low price/ low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D/and Pulse Width Modulator | NXP Semiconductors |
| P87LPC768BN | Low power/ low price/ low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D/and Pulse Width Modulator | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |