DataSheet.es    


PDF P83C750EBAA Data sheet ( Hoja de datos )

Número de pieza P83C750EBAA
Descripción 80C51 8-bit microcontroller family 1K/64 OTP ROM/ low pin count
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de P83C750EBAA (archivo pdf) en la parte inferior de esta página.


Total 16 Páginas

No Preview Available ! P83C750EBAA Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
83C750/87C750
80C51 8-bit microcontroller family
1K/64 OTP ROM, low pin count
Product specification
Supersedes data of 1998 Jan 19
IC20 Data Handbook
1998 May 01
Philips
Semiconductors

1 page




P83C750EBAA pdf
Philips Semiconductors
80C51 8-bit microcontroller family
1K/64 OTP/ROM, low pin count
Product specification
83C750/87C750
POWER-DOWN MODE
In the power-down mode, the oscillator is stopped and the
instruction to invoke power-down is the last instruction executed.
Only the contents of the on-chip RAM are preserved. A hardware
reset is the only way to terminate the power-down mode. the control
bits for the reduced power modes are in the special function register
PCON.
Table 1. External Pin Status During Idle and
Power-Down Modes
MODE
Port 0
Port 1
Port 2
Idle
Power-down
Data
Data
Data
Data
Data
Data
DIFFERENCES BETWEEN THE 8XC750 AND THE
80C51
Program Memory
On the 8XC750, program memory is 1024 bytes long and is not
externally expandable, so the 80C51 instructions MOVX, LJMP, and
LCALL are not implemented. The only fixed locations in program
memory are the addresses at which execution is taken up in
response to reset and interrupts, which are as follows:
Program Memory
Event
Address
Reset
000
External INT0
003
Counter/timer 0
00B
External INT1
013
Counter/Timer Subsystem
Timer/Counter
The 8XC750 has one timers: a 16-bit timer/counter. The 16-bit
timer/counter’s operation is similar to mode 2 operation on the
80C51, but is extended to 16 bits. The timer/counter is clocked by
either 1/12 the oscillator frequency or by transitions on the T0 pin.
The C/T pin in special function register TCON selects between
these two modes. When the TCON TR bit is set, the timer/counter is
enabled. Register pair TH and TL are incremented by the clock
source. When the register pair overflows, the register pair is
reloaded with the values in registers RTH and RTL. The value in the
reload registers is left unchanged. See the 83C750 counter/timer
block diagram in Figure 1. The TF bit in special function register
TCON is set on counter overflow and, if the interrupt is enabled, will
generate an interrupt.
TCON Register
MSB
LSB
GATE C/T TF TR IE0 IT0 IE1 IT1
GATE
C/T
TF
TR
IE0
IT0
IE1
IT1
1 – Timer/counter is enabled only when INT0 pin is high,
and TR is 1.
0 – Timer/counter is enabled when TR is 1.
1 – Counter/timer operation from T0 pin.
0 – Timer operation from internal clock.
1 – Set on overflow of TH.
0 – Cleared when processor vectors to interrupt routine
and by reset.
1 – Timer/counter enabled.
0 – Timer/counter disabled.
1 – Edge detected in INT0.
1 – INT0 is edge triggered.
0 – INT0 is level sensitive.
1 – Edge detected on INT1.
1 – INT1 is edge triggered.
0 – INT1 is level sensitive.
These flags are functionally identical to the corresponding 80C51
flags, except that there is only one timer on the 83C750 and the
flags are therefore combined into one register.
Note that the positions of the IE0/IT0 and IE1/IT1 bits are
transposed from the positions used in the standard 80C51 TCON
register.
Interrupt Subsystem – Fixed Priority
The IP register and the 2-level interrupt system of the 80C51 are
eliminated. Simultaneous interrupt conditions are resolved by a
single-level, fixed priority as follows:
Highest priority:
Pin INT0
Counter/timer flag 0
Pin INT1
Special Function Register Addresses
Special function registers for the 8XC750 are identical to those of
the 80C51, except for the changes listed below:
80C51 special function registers not present in the 8XC750 are
TMOD (89), P2 (A0) and IP (B8). The 80C51 registers TH1 and TL1
are replaced with the 87C750 registers RTH and RTL respectively
(refer to Table 2).
OSC
T0 Pin
TR
Gate
INT0 Pin
1998 May 01
÷ 12
C/T = 0
C/T = 1
TL TH
Reload
RTL RTH
Figure 1. 83C751 Counter/Timer Block Diagram
TF
5
Int.
SU00300

5 Page





P83C750EBAA arduino
Philips Semiconductors
80C51 8-bit microcontroller family
1K/64 OTP/ROM, low pin count
Product specification
83C750/87C750
A0–A9
ADDRESS STROBE
PROGRAMMING
PULSES
VPP/VIH VOLTAGE
SOURCE
CLK SOURCE
RESET
CONTROL
LOGIC
87C750
P3.0–P3.7
P0.0/ASEL
VCC
VSS
P0.1
P0.2
XTAL1
P1.0–P1.7
RESET
Figure 4. Programming Configuration
+5V
DATA BUS
SU00314
XTAL1
RESET
MIN 2 MACHINE
CYCLES
BIT 0 BIT 1
BIT 2
TEN BIT SERIAL CODE
BIT 3 BIT 4
BIT 5
BIT 6 BIT 7 BIT 8
BIT 9
P0.2 UNDEFINED
P0.1 UNDEFINED
Figure 5. Entry into Program/Verify Modes
SU00302
P0.2 (VPP) 5V
12.75V
tSHGL
25 PULSES
P0.1 (PGM)
P0.0 (ASEL)
tMASEL
tGLGH
98µs MIN
tGHGL
10µs MIN
PORT 3
PORT 1
tHASET
HIGH ADDRESS
tHAHLD
LOW ADDRESS
INVALID DATA
VERIFY MODE
tADSTA
VALID DATA
tDVGL tGHDX
DATA TO BE PROGRAMMED
PROGRAM MODE
Figure 6. Program/Verify Cycle
5V
tGHSL
tAVQV
INVALID DATA
VALID DATA
VERIFY MODE
SU00310
1998 May 01
11

11 Page







PáginasTotal 16 Páginas
PDF Descargar[ Datasheet P83C750EBAA.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
P83C750EBAA80C51 8-bit microcontroller family 1K/64 OTP ROM/ low pin countNXP Semiconductors
NXP Semiconductors
P83C750EBAA80C51 8-bit microcontroller family 1K/64 OTP ROM/ low pin countNXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar