DataSheet.es    


PDF TDA9889TS Data sheet ( Hoja de datos )

Número de pieza TDA9889TS
Descripción DVB selective AGC amplifier
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de TDA9889TS (archivo pdf) en la parte inferior de esta página.


Total 22 Páginas

No Preview Available ! TDA9889TS Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
DATA SHEET
TDA9888TS; TDA9889TS
DVB selective AGC amplifier
Product specification
Supersedes data of 2002 Oct 23
2004 Nov 02

1 page




TDA9889TS pdf
Philips Semiconductors
DVB selective AGC amplifier
Product specification
TDA9888TS; TDA9889TS
PINNING
SYMBOL PIN
DESCRIPTION
S0 1 logic switch S0 input (frequency
select)
REF
2 4 MHz crystal or reference input
S2 3 logic switch S2 input (AGC select)
LFS 4 loop filter synthesizer PLL
LFLP
5 loop filter low-pass control PLL
AGC
6 AGC control voltage input
LIF1
7 low IF differential output 1
LIF2
8 low IF differential output 2
TADJ
9 tuner AGC TakeOver Point (TOP)
adjustment
TAGC
10 tuner AGC output
TAGCEXT 11 external tuner AGC voltage input
VP 12 supply voltage (+5 V)
S1 13 logic switch S1 input (frequency
select)
GND
14 ground supply
IF1 15 IF differential input 1
IF2 16 IF differential input 2
handbook, halfpage
S0 1
16 IF2
REF 2
15 IF1
S2 3
14 GND
LFS 4
13 S1
TDA9888TS
LFLP 5 TDA9889TS 12 VP
AGC 6
11 TAGCEXT
LIF1 7
10 TAGC
LIF2 8
9 TADJ
MHC093
Fig.2 Pin configuration.
FUNCTIONAL DESCRIPTION
Figure 1 shows the simplified block diagram of the device.
The integrated circuit contains the following functional
blocks:
1. Gain controlled IF amplifier
2. Tuner AGC
3. Reference generation
4. Synthesizer for downconversion
5. Downconversion and complex filtering
6. Tracking low-pass filter with reference control
7. Low IF differential output stage
8. Logic control
9. Internal voltage stabilizer.
Gain controlled IF amplifier
The IF amplifier consists of three AC-coupled differential
stages. Gain control is performed by emitter degeneration.
Total gain control range is 70 dB (typ.). The differential
input impedance is typical 2 kin parallel with 3 pF.
Tuner AGC
The tuner AGC is realized by a TakeOver Point (TOP)
network and a peak-level detector. The threshold level of
the peak detector can be adjusted by an external
potentiometer connected to pin TADJ. For IF signals
above this threshold the level detector provides a
discharge current to pin TAGC. An additional current
source is internally connected to this pin providing charge
current to the external tuner AGC capacitor. For IF signals
of 8 dB below the threshold voltage this current will be
increased by a factor of approximately 40 for faster AGC
reaction. The ratio of discharge to charge current is
normally approximately 2000 and approximately 50 for
fast mode.
For use of the device in different applications the charge
current can be switched off, for hybrid applications the
signal at pin TAGCEXT can be fed via a transmission gate
to pin TAGC (TDA9888TS; TDA9889TS combined with
analog IF), controlled by the 3-state input pin S2. With an
activated transmission gate all internal currents are off.
In the event that the tuner AGC is not needed (e.g. TAGC
from channel decoder or from an analog IF in hybrid
chassis), pin TADJ should be left open-circuit and
therefore all internal AGC currents will be switched off.
2004 Nov 02
5

5 Page





TDA9889TS arduino
Philips Semiconductors
DVB selective AGC amplifier
Product specification
TDA9888TS; TDA9889TS
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX.
Standard switch S0 and S1; pins S0 and S1; see Tables 1 or 2
Vi input voltage
for LOW
for HIGH
Vfr(S0,S1)
Ri
free-running voltage at pin S0
or pin S1
input resistance
pin open-circuit;
Ifr(S0,S1) < 0.1 µA
Standard switch S2; pin S2; see Table 3
Vi input voltage
for LOW
for MID
for HIGH
Vfr(S2)
Ri
free-running voltage at pin S2
input resistance
pin open-circuit;
Ifr(S2) < 0.1 µA
Reference input; pin REF; note 6
02
2.5
VP
3.5
37
0 0.8
1.3
2
2.5
VP
1.65
25
VI
Ri
Ci
Rxtal
Cx
fref
fref
Vref(p-p)
Ro(ref)
CK
DC input voltage
2.3 2.6 2.9
input resistance
1.5 2
2.5
input capacitance
2
resonance resistance of crystal operation as crystal oscillator − − 200
pull-up/down capacitance
note 7
depends on crystal type
frequency of reference signal
4
tolerance of reference
frequency
note 8
− − ±100 ×
106
amplitude of reference signal operation as input terminal
source (peak-to-peak value)
230
1 100
allowed output resistance of
external reference source
− − 4.7
decoupling capacitance to
external reference source
operation as input terminal 22
100
UNIT
V
V
V
k
V
V
V
V
k
V
k
pF
pF
MHz
mV
k
pF
2004 Nov 02
11

11 Page







PáginasTotal 22 Páginas
PDF Descargar[ Datasheet TDA9889TS.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TDA9889TSDVB selective AGC amplifierNXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar