DataSheet.es    


PDF TDA8753 Data sheet ( Hoja de datos )

Número de pieza TDA8753
Descripción YUV 8-bit analog-to-digital interface
Fabricantes NXP Semiconductors 
Logotipo NXP Semiconductors Logotipo



Hay una vista previa y un enlace de descarga de TDA8753 (archivo pdf) en la parte inferior de esta página.


Total 20 Páginas

No Preview Available ! TDA8753 Hoja de datos, Descripción, Manual

INTEGRATED CIRCUITS
DATA SHEET
TDA8753A
YUV 8-bit analog-to-digital interface
Product specification
Supersedes data of 1995 Mar 22
File under Integrated Circuits, IC02
1996 Jan 12

1 page




TDA8753 pdf
Philips Semiconductors
YUV 8-bit analog-to-digital interface
Product specification
TDA8753A
FUNCTIONAL DESCRIPTION
Analog-to-digital converter
The TDA8753 implements 3 independent CMOS 8-bit
analog-to-digital converters. The converters use a
multi-step approach with offset compensated
comparators.
Clamping
An internal clamping circuit is provided in each of the
3 analog channels. The analog pins INY, INV and INU are
switched to on-chip clamping levels during an active pulse
on the clamp input CLP.The clamping level in the
Y channel is code level 16. The clamping level in the U/V
channel is code level 128 (output code 0 in the
2's complement description) see Tables 3 and 4.
Sample rate converter
A sample rate converter is integrated in the TDA8753A to
facilitate programming of the horizontal aspect ratio which
can be varied from a factor 1 to 2.
This includes conversion from 16/9 to 14/9 and 4/3. In the
U/V channel a linear interpolation is sufficient because of
the four times oversampling.
Discrete time oscillator (DTO)
A discrete time oscillator is used to calculate for every
sample of the phase delay that is needed for a given
compression factor.
The TDA8753A has three addressable control registers
which can be loaded via the signals UPDA and UPCL.
The format of this bus is fixed according to mode 0 of the
8051 family UART at 1 Mbaud (8 bits are transmitted, LSB
first).
Serial interface protocol
POWER-ON STATE
When powered up the SIO is in an unknown state and all
data in the registers is random. When signals are applied
to UPCL and UPDA in this state, the behaviour is
unpredictable. The only way to exit from this state to a
known state is apply a V50 signal to the TDA8753A.
INITIALIZATION STATE
From power-on or any other state, the INIT state is entered
(at the latest) one TDA8753A clock period after the end of
the V50 HIGH state. In this state the F0, F1 and F2
TDA8753A registers are loaded with the values that are in
the corresponding line buffers BF0, BF1 and BF2. The first
time V50 is issued after power-on, this data is unknown.
After a rising UPCL edge has been detected, the address
reception state is entered.
ADDRESS RECEPTION STATE
Bits are counted at each rising UPCL edge. The next 8 bits
received on UPDA line are considered as address bits.
The address reception is illustrated in Fig.3.
Serial interface (SIO)
All controls are sent to the TDA8753A via a serial
microprocessor interface. Data from this interface will be
made active at the vertical input pulse V50.
1996 Jan 12
handbook, halfpage
incoming stream
11110010
first data bit
of data value
for address F2
register
last address
bit received
first bit
received
MBE426
(in this example address received is F2 hex)
Fig.3 Address reception.
5

5 Page





TDA8753 arduino
Philips Semiconductors
YUV 8-bit analog-to-digital interface
Product specification
TDA8753A
Table 4 Internal ADC data coding as a function of the analog input
STEP
Underflow
0
1
....
16
....
128
....
254
255
Overflow
INPUT VOLTAGE
<0.26
0.26
-
....
0.34
....
0.89
....
1.52
>1.52
INTERNAL BINARY OUTPUTS
00000000
00000000
00000001
........
00010000
........
10000000
........
11111110
11111111
11111111
REMARKS
VDECref(L) /1.5
clamp level of Y channel
clamp level of U and V channels
Vref(H) 0.1 V/1.5
Table 5 Coring and luminance delay
UV_CORING
F1:1 F1:0
00
01
10
11
INTERNAL CORING CORRECTION
IN U AND V CHANNELS
(AROUND CODE 128 LEVEL)
coring off
+1/1
+1/0
+2/1
Y_VAR_DELAY
F2:1
F2:0
00
01
10
11
INTERNAL DELAY FOR Y PATH
AT PREFILTER INPUT
(CLOCK PULSE)
0
1
2
3
1996 Jan 12
11

11 Page







PáginasTotal 20 Páginas
PDF Descargar[ Datasheet TDA8753.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TDA8751TQPSK receiverNXP Semiconductors
NXP Semiconductors
TDA8752Triple high speed Analog-to-Digital Converter ADCNXP Semiconductors
NXP Semiconductors
TDA8752ATriple high-speed Analog-to-Digital Converter ADCNXP Semiconductors
NXP Semiconductors
TDA8752AHTriple high-speed Analog-to-Digital Converter ADCNXP Semiconductors
NXP Semiconductors

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar