DataSheet.es    


PDF TDA8204B Data sheet ( Hoja de datos )

Número de pieza TDA8204B
Descripción NICAM DECODER
Fabricantes ST Microelectronics 
Logotipo ST Microelectronics Logotipo



Hay una vista previa y un enlace de descarga de TDA8204B (archivo pdf) en la parte inferior de esta página.


Total 12 Páginas

No Preview Available ! TDA8204B Hoja de datos, Descripción, Manual

TDA8204B
. HIGHLY INTEGRATED TWO-CHIP SOLU-
TION FOR NICAM DEMODULATION (using
TDA8205 QSPK)
. DATA AND SOUND RECOVERY ACCORDING
TO EBU SPB 424 SPECIFICATIONS
. I2S INTERFACE FOR DIGITAL AUDIO PUR-
POSES (14-bit samples, 32kHz word select
clock, 896kHz serial clock)
. 4 TIMES UP SAMPLING DIGITAL FILTER
AND NOISE SHAPER
. I2C INTERFACE FOR MICROCONTROLLER
SOFTWARE DRIVE
. PAY TV APPLICATION CAPABILITIES
. AUTOMATIC ERROR MONITORING
(programmable error rate limit)
NICAM DECODER
SHRINK 42
(Plastic Package)
ORDER CODE : TDA8204B
PIN CONNECTIONS
DESCRIPTION
The TDA8204B performs two main functions, first
one is NICAM decoding, second one is audio signal
recovery (DAC) combined with audio signal switch-
ing (Matrix). An I2S output is provided for digital
audio when required and all functions of both the
TDA8204B and the TDA8205 are accessed via an
on-chip I2C bus interface. The I2S interface can be
used as an input for converting to analog some I2S
digital sound.
November 1994
GND
DACDR
DACDL
SERI
VDD
RSW
HA0
TEST0
US2
US1
US0
SCL
SDA
SD
SCK
WS
VDD
C4
C3
C2
C1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
42 CK11648
41 TEST2
40 CK728
39 NDI
38 GND
37 TEST
36 TEST1
35 SEL0
34 SEL1
33 DV
32 VDD
31 ADV
30 PDV
29 FID
28 DDO
27 DDI
26 GND
25 MUTE
24 RESET
23 ER
22 GND
1/12

1 page




TDA8204B pdf
TDA8204B
FUNCTION DESCRIPTION
The TDA8204B is partitioned into 6 major parts
shown in the block diagram.
The NICAM Decoder performs data and sound
recovery from the signals specified in
EBU SPB 424. The expanded digital audio signals
(14-bit) are made available at the digital audio
interface (I2S) in a serial multiplex of left and right
channels. They are also processed by a 4 times
upsampling digital filter and noise shaper which
results in a high speed digital data stream at the
output pins DACDL/DACDR. This data stream can
be applied to the 1-bit D-A convertors contained in
the TDA8205.
The TDA8204B is I2C bus controlled and provides
control over the functions of the TDA8205 by
means of a serial inter-chip bus.
1 - NICAM Decoder
1.1 - BLOCK DIAGRAM (see Figure 3)
1.2 - DESCRIPTION
NICAM frame alignment requires searching out a
frame alignment word (FAW) and a 16 frame se-
quence conveyed by C0 bit. Because of noise,
interferences, errors in the incoming NICAM Data,
aliases of the FAW, a robust scheme is imple-
mented. It ensures the decoder will align, and stay
aligned, to signals beyond the limit of maximum
useable error rate. Thanks to a 511 bit PRBS syn-
chronized by the recovered clock and a modulo 2
adder, original data are recovered. This data
stream can be processed externaly for de-encryp-
tion in Pay TV applications using descrambled data
Pins DDO, DDI.
To allow simultaneous reading and writing of
mono/stereo samples, de-interleaved data frames
are stored in a 3 page RAM.
Figure 3 : NICAM Decoder Block Diagram
The 10-bit input audio samples are expanded to
14-bit using scale factor bits according to NICAM
decoding rules. Samples in error by the parity
check are replaced by interpolated one or re-
peated.
Mute is set according to an error counter when the
error rate exceeds error rate limit (ERL) and reset
when the error rate is below ERL/4.
Application control information (bit C1, C2, C3, C4)
is recovered by majority decision logic over 16
frames. the C1, C2, C3 , C4 bits can be read in SR0
register and are set on the C1, C2, C3, C4 pins
according to the state of bit 0 (BEA) of the CR2
register.
2 - Digital Filter and Noise Shaper
A digital filter performs 4X upsampling in two
stages. The main FIR 2x upsampler is followed by
a smaller 2x FIR upsampler. Digital upsampling
means a much simpler post-DAC reconstruction
filter can be used thus saving on external compo-
nent count and cost.
A noise shaper converts the samples from the
digital filter into two high speed serial bitstreams
which can be applied to the DACs in the TDA8205.
3 - I2S Bus
A standard three-wire interface, conforming to the
I2S bus protocol, is provided, allowing connection
of an external DAC or DAT interface. Audio samples
contain 14-bit, so 16-bit DACs will pad the two LSBs
with 0. The word select clock operates at 32kHz
and the serial clock at 896kHz.
By setting SDI bit of CR2 to 1, the I2S interface can
receive the digital I2S sound. This prevents dupli-
cating the dual D/A converter.
28 27 21 20 19 18 6
MAJORITY
LOGIC
NDI 39
PDV 30
DV 33
FID 29
ADV 31
DESCRAMBLER
FRAME
CONTROL
3 PAGE
RAM
ADDRESS
GENERATOR
23 25
SCALE FACTOR
RECOVERY
EXPANDER
ERROR
COUNTER
CONCEAL
AND MUTE
TO FILTER
5/12

5 Page





TDA8204B arduino
Figure 9 : I2C Bus Controlled Application (I and B/G standard)
TDA8204B
TRAP
TRAP
11/12

11 Page







PáginasTotal 12 Páginas
PDF Descargar[ Datasheet TDA8204B.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TDA8204BNICAM DECODERST Microelectronics
ST Microelectronics

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar