DataSheet.es    


PDF V62C1802048LL-70T Data sheet ( Hoja de datos )

Número de pieza V62C1802048LL-70T
Descripción Ultra Low Power 256K x 8 CMOS SRAM
Fabricantes Mosel Vitelic Corp 
Logotipo Mosel Vitelic  Corp Logotipo



Hay una vista previa y un enlace de descarga de V62C1802048LL-70T (archivo pdf) en la parte inferior de esta página.


Total 9 Páginas

No Preview Available ! V62C1802048LL-70T Hoja de datos, Descripción, Manual

V62C1802048L(L)
Ultra Low Power
256K x 8 CMOS SRAM
Features
• Low-power consumption
- Active: 25mA at 70ns
- Stand-by: 10 µA (CMOS input/output)
2 µA CMOS input/output, L version
• Single + 1.8 to 2.2V Power Supply
• Equal access and cycle time
• 70/85/100/150 ns access time
• Easy memory expansion with CE1, CE2
and OE inputs
• 1.0V data retention mode
• TTL compatible, Tri-state input/output
• Automatic power-down when deselected
• Package available: 32-TSOP1 / STSOP
Functional Description
The V62C1802048L is a low power CMOS Static RAM orga-
nized as 262,144 words by 8 bits. Easy memory expansion is p-
rovided by an active LOW CE1 , an active HIGH CE2, an act-
ive LOW OE , and Tri-state I/O’s. This device has an auto-
matic power-down mode feature when deselected.
Writing to the device is accomplished by taking Chip E-
nable 1 (CE1) with Write Enable (WE) LOW, and Chip En-
able 2 (CE2) HIGH. Reading from the device is performed
by taking Chip Enable 1 (CE1) with Output Enable
(OE ) LOW while Write Enable (WE ) and Chip Enable 2
(CE2) is HIGH. The I/O pins are placed in a high-imped-
ance state when the device is deselected: the outputs are
disabled during a write cycle.
The V62C1802048LL comes with a 1V data retention feature
and Lower Standby Power. The V62C1802048L is available in
a 32-pin 8 x 13.4 & 8 x 20 mm TSOP1 / STSOP packages.
Logic Block Diagram
32-Pin TSOP1 / STSOP
INPUT BUFFER
A0
A1
A2
A3
A4
A5 Cell Array
A6
A7
A8
A9
I/O8
I/O1
COLUMN DECODER
A10 A11 A12 A13 A14 A15 A16 A17
CONTROL
CIRCUIT
OE
WE
CE1
CE2
A11
A9
A8
A13
WE
CE2
A15
Vcc
A17
A16
A14
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
REV. 1.2 May 2001 V62C1802048L(L)
1
32 OE
31 A10
30 CE1
29 I/O8
28 I/O7
27 I/O6
26 I/O5
25 I/O4
24 GND
23 I/O3
22 I/O2
21 I/O1
20 A0
19 A1
18 A2
17 A3

1 page




V62C1802048LL-70T pdf
V62C1802048L(L)
Timing Waveform of Read Cycle 1 (3,6,7,9) (Address Controlled)
Address
DOUT
tRC
tAA tOH
Data Valid
Timing Waveform of Read Cycle 2 (5,6,8,9) (CE1 Controlled)
CE1
tRC
OE
DOUT
Supply Current
tOLZ
tACE
tOE
tCLZ
tPU
50%
tOHZ
tCHZ
Data Valid
tPD
50%
Timing Waveform of Read Cycle 3 (3,6,8,9) (CE2 Controlled)
tRC
CE2
OE
DOUT
Supply Current
tOLZ
tACE
tOE
tCLZ
tPU
50%
tOHZ
tCHZ
Data Valid
tPD
50%
REV. 1.2 May 2001 V62C1802048L(L)
5
ICC
ISB
ICC
ISB

5 Page










PáginasTotal 9 Páginas
PDF Descargar[ Datasheet V62C1802048LL-70T.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
V62C1802048LL-70TUltra Low Power 256K x 8 CMOS SRAMMosel Vitelic  Corp
Mosel Vitelic Corp
V62C1802048LL-70VUltra Low Power 256K x 8 CMOS SRAMMosel Vitelic  Corp
Mosel Vitelic Corp

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar