|
|
PDF V53C808H40 Data sheet ( Hoja de datos )
| Número de pieza | V53C808H40 | |
| Descripción | HIGH PERFORMANCE 1M x 8 BIT EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH | |
| Fabricantes | Mosel Vitelic Corp | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de V53C808H40 (archivo pdf) en la parte inferior de esta página. Total 18 Páginas | ||
|
No Preview Available !
MOSEL VITELIC
V53C808H
HIGH PERFORMANCE
1M x 8 BIT EDO PAGE MODE
CMOS DYNAMIC RAM
OPTIONAL SELF REFRESH
PRELIMINARY
HIGH PERFORMANCE
Max. RAS Access Time, (tRAC)
Max. Column Address Access Time, (tCAA)
Min. Extended Data Out Mode Cycle Time, (tPC)
Min. Read/Write Cycle Time, (tRC)
Features
s 1M x 8-bit organization
s EDO Page Mode for a sustained data rate
of 72 MHz
s RAS access time: 35, 40, 45, 50 ns
s Low power dissipation
s Read-Modify-Write, RAS-Only Refresh,
CAS-Before-RAS Refresh capability
s Optional Self Refresh (V53C808SH)
s Refresh Interval: 1024 cycles/16 ms
s Available in 28-pin 400 mil SOJ package
s Single +5V ± 10% Power Supply
s TTL Interface
35
35 ns
18 ns
14 ns
70 ns
40
40 ns
20 ns
15 ns
75 ns
45
45 ns
22 ns
17 ns
80 ns
50
50 ns
24 ns
19 ns
90 ns
Description
The V53C808H is a ultra high speed 1,048,576 x
8 bit CMOS dynamic random access memory. The
V53C808H offers a combination of features: Page
Mode with Extended Data Output for high data
bandwidth, and Low CMOS standby current.
All inputs and outputs are TTL compatible. Input
and output capacitances are significantly lowered to
allow increased system performance. Page Mode
with Extended Data Output operation allows ran-
dom access of up to 1024 x 8 bits within a row with
cycle times as fast as 14 ns.
The V53C808H is ideally suited for graphics, dig-
ital signal processing and high-performance com-
puting systems.
Device Usage Chart
Operating
Temperature
Range
0°C to 70 °C
Package Outline
KT
••
Access Time (ns)
35 40 45 50
••••
Power
Std.
•
Temperature
Mark
Blank
V53C808H Rev. 1.5 April 1998
1
1 page  
MOSEL VITELIC
V53C808H
AC Characteristics
TA = 0°C to 70°C, VCC = 5 V ±10%, VSS = 0V unless otherwise noted
AC Test conditions, input pulse levels 0 to 3V
# Symbol Parameter
35 40 45 50
Min. Max. Min. Max. Min. Max. Min. Max. Unit Notes
1 tRAS
2 tRC
3 tRP
4 tCSH
5 tCAS
6 tRCD
7 tRCS
8 tASR
9 tRAH
10 tASC
11 tCAH
12 tRSH (R)
13 tCRP
14 tRCH
15 tRRH
16 tROH
17 tOAC
18 tCAC
19 tRAC
20 tCAA
21 tLZ
22 tHZ
23 tAR
24 tRAD
25 tRSH (W)
26 tCWL
27 tWCS
28 tWCH
29 tWP
30 tWCR
31 tRWL
RAS Pulse Width
35 75K 40 75K 45 75K 50 75K ns
Read or Write Cycle Time
70 75 80 90 ns
RAS Precharge Time
25 25 25 30 ns
CAS Hold Time
35 40 45 50 ns
CAS Pulse Width
7 8 9 9 ns
RAS to CAS Delay
16 23 17 28 18 32 19 36 ns
Read Command Setup Time
0 0 0 0 ns 4
Row Address Setup Time
0 0 0 0 ns
Row Address Hold Time
6 7 8 9 ns
Column Address Setup Time
0 0 0 0 ns
Column Address Hold Time
4 5 6 7 ns
RAS Hold Time (Read Cycle)
14 14 15 15 ns
CAS to RAS Precharge Time
5 5 5 5 ns
Read Command Hold Time
Referenced to CAS
0 0 0 0 ns 5
Read Command Hold Time
Referenced to RAS
0 0 0 0 ns 5
RAS Hold Time Referenced to OE
8
8
9 10 ns
Access Time from OE
12 12 13 14 ns
Access Time from CAS (EDO)
12
12
13
14 ns
6, 7
Access Time from RAS
35 40 45 50 ns 6, 8, 9
Access Time from Column Address
18 20 22 24 ns 6, 7, 10
CAS to Low-Z Output
0 0 0 0 ns 16
Output buffer turn-off delay time
0 6 0 6 0 7 0 8 ns
16
Column Address Hold Time from RAS 28
30
35
40
ns
RAS to Column Address Delay Time 11 17 12 20 13 23 14 26 ns
11
RAS or CAS Hold Time in Write Cycle 12
12
13
14
ns
Write Command to CAS Lead Time
12
12
13
14
ns
Write Command Setup Time
0 0 0 0 ns 12, 13
Write Command Hold Time
5 5 6 7 ns
Write Pulse Width
5 5 6 7 ns
Write Command Hold Time from RAS 28
30
35
40
ns
Write Command to RAS Lead Time
12
12
13
14
ns
V53C808H Rev. 1.5 April 1998
5
5 Page 
MOSEL VITELIC
V53C808H
Waveforms of EDO Page Mode Read-Write Cycle
RAS VIH
VIL
CAS
V
IH
VIL
V
ADDRESS IH
VIL
tRCD (6)
t CSH (4)
t PCM (50)
tRAD (24)
t CAS (5)
t RAH (9)
t ASC (10)
tASR (8)
t ASC (10)
t CAH (11)
ROW
ADD
COLUMN
ADDRESS
t RAS (1)
tCP (43)
tCAS (5)
t ASC (10)
t CAH (11)
COLUMN
ADDRESS
tRP (3)
tRSH (W)(25)
tCRP (13)
tCAS (5)
t CAR (44)
t CAH (11)
COLUMN
ADDRESS
V
IH
WE VIL
V
IH
OE VIL
I/O VI/OH
VI/OL
t RCS (7)
tRWD (39)
tCWD (38)
t CAA (20)
t OAC (17)
t AWD (41)
tCWD (38)
t CWL (26)
t AWD (41)
t WP (29)
t OAC (17)
t CWL (26)
t CWD (38)
t RWL (31)
t CWL (26)
t AWD (41)
tWP (29)
t OAC (17)
t WP (29)
t OED (35)
t CAC (18)
t RAC (19)
t LZ (21)
OUT
tCAP (43)
t CAA (20)
t OED (35)
t CAC (18)
tHZ (22)
t DH (33)
t DS (32)
tCAP (43)
t CAA (20)
tHZ (22)
t DH (33)
t DS (32)
t OED (35)
t CAC (18)
t HZ (22)
tDH (33)
t DS (32)
IN
OUT
IN
OUT
IN
t LZ t LZ
808H-11
Waveforms of RAS-Only Refresh Cycle
RAS
V IH
V IL
CAS
V IH
V IL
ADDRESS
V IH
V IL
t CRP (13)
t ASR (8)
t RAH (9)
ROW ADD
NOTE: WE, OE = Don’t care
t RC (2)
t RAS (1)
t RP (3)
808H-12
V53C808H Rev. 1.5 April 1998
Don’t Care
Undefined
11
11 Page | ||
| Páginas | Total 18 Páginas | |
| PDF Descargar | [ Datasheet V53C808H40.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| V53C808H40 | HIGH PERFORMANCE 1M x 8 BIT EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH | Mosel Vitelic Corp |
| V53C808H45 | HIGH PERFORMANCE 1M x 8 BIT EDO PAGE MODE CMOS DYNAMIC RAM OPTIONAL SELF REFRESH | Mosel Vitelic Corp |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |