DataSheet.es    


PDF VP531ECG Data sheet ( Hoja de datos )

Número de pieza VP531ECG
Descripción NTSC/PAL Digital Video Encoder
Fabricantes Mitel Networks Corporation 
Logotipo Mitel Networks Corporation Logotipo



Hay una vista previa y un enlace de descarga de VP531ECG (archivo pdf) en la parte inferior de esta página.


Total 16 Páginas

No Preview Available ! VP531ECG Hoja de datos, Descripción, Manual

VP531E/VP551E
Supersedes DS4573 1.4 May 1997 edition
NTSC/PAL Digital Video Encoder
Advance Information
DS4573 - 2.3 October1998
The VP531/VP551 converts digital Y, Cr, Cb, data into
analog NTSC/PAL composite video and S-video signals
The outputs are capable of driving doubly terminated 75
ohm loads with standard video levels.
The device accepts data inputs complying with CCIR
Recommendation 601 and 656. The data is time multiplexed
on an 8 bit bus at 27MHz and is formatted as Cb, Y, Cr, Y
(i.e. 4:2:2). The video blanking and sync information from
REC 656 is included in the data stream when the VP531 is
working in slave mode.
The output pixel rate is 27MHz and the input pixel rate
is half this frequency, i.e. 13.5MHz.
All necessary synchronisation signals are generated
internally when the device is operating in master mode. In
slave mode the device will lock to the TRS codes or the HS
and VS inputs.
PIN 64
The rise and fall times of sync, burst envelope and
video blanking are internally controlled to be within
composite video specifications.
Two 9 bit digital to analog converters (DACs) are used
to convert the digital luminance and chrominance data into
analog signals. An inverted composite video signal is
generated by summing the complementary current outputs
of each DAC. An internally generated reference voltage
provides the biasing for the DACs.
PIN
1
2
3
FEATURES
4
5www.DataSheet4U.com
s Converts Y, Cr, Cb data to analog composite video and
6
S-video
7
s Supports CCIR recommendations 601 and 656
8
s All digital video encoding
s Selectable master/slave mode for sync signals
9
10
s Switchable chrominance bandwidth
11
s Switchable pedestal with gain compensation
12
s SMPTE 170M NTSC or CCIR 624 PAL compatible
13
outputs
s GENLOCK mode
14
15
s I2C bus serial microprocessor interface
16
s VP531E supports Macrovision anti-taping format REV
17
6.1 in PAL and REV 7.01 in NTSC
18
19
APPLICATIONS
s Digital Cable TV
s Digital Satellite TV
s Multi-media
s Video games
s Karaoke
s Digital VCRs
20
21
22
23
24
25
26
27
ORDERING INFORMATION
VP531E/CG/GP1N
VP551E/CG/GP1N
28
29
30
31
32
PIN 1 GP64
Fig.1 Pin connections (top view)
FUNCTION
VDD
GND
D0 (VS I/O)
D1 (HS I/O)
D2 (FC0 O/P)
D3 (FC1 O/P)
D4 (FC2 O/P)
D5
D6 (SCSYNC I/P)
D7 (PALID I/P)
GND
VDD
GND
GND
PXCK
VDD
CLAMP
COMPSYNC
GND
VDD
TDO
TDI
TMS
TCK
GND
SA1
SA2
SCL
VDD
SDA
GND
VDD
PIN
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
FUNCTION
VDD
RESET
REFSQ
GND
VDD
GND
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
GND
VDD
AGND
VREF
DACGAIN
COMP
AVDD
LUMAOUT
AGND
COMPOUT
AGND
CHROMAOUT
AVDD
N/C
N/C
AVDD
AVDD
N/C

1 page




VP531ECG pdf
VP531E/VP551E
PIN DESCRIPTIONS
Pin Name
PD0-7
D0-7
PXCK
CLAMP
COMPSYNC
TDO
TDI
TMS
TCK
SA1
SA2
SCL
SDA
RESET
REFSQ
VREF
DAC GAIN
COMP
LUMAOUT
COMPOUT
CHROMAOUT
NOT USED
VDD
AVDD
GND
AGND
Pin No.
39 - 46
3 - 10
15
17
18
21
22
23
24
26
27
28
30
34
35
50
51
52
54
56
58
60, 61, 64
1, 12, 16,
20, 29,
32, 33,
37, 48
53, 59
62, 63
2, 11, 13,
14, 19,
25, 31,
36, 38, 47
49, 55, 57
Description
8 Bit Pixel Data inputs clocked by PXCK. PD0 is the least significant bit, corresponding to Pin
46. These pins are internally pulled low.
8 Bit General Purpose Port input/output. D0 is the least significant bit, corresponding to Pin 3.
These pins are internally pulled low.
27MHz Pixel Clock input. The VP531 internally divides PXCK by two to provide the pixel
clock.
The CLAMP output signal is synchronised to COMPSYNC output and indicates the position of
the BURST pulse, (lines 10-263 and 273-525 for NTSC; lines 6-310 and 319-623 for PAL-
B,D, G,I,N(Argentina)).
Composite sync pulse output. This is an active low output signal.
JTAG Data scan output port.
JTAG Data scan input port.
JTAG Scan select input.
JTAG Scan clock input.
Slave address select.
Slave address select.
Standard I2C bus serial clock input.
Standard I2C bus serial data input/output.
Master reset. This is an asynchronous active low input signal and must be asserted for a
minimum of 200ns in order to reset the VP531/VP551.
Reference square wave input used only during Genlock mode.
Voltage reference output. This output is nominally 1·055V and should be decoupled with a
100nF capacitor to GND.
DAC full sacle current control. A resistor connected between this pin and GND sets the
magnitude of the video output current. An internal loop amplifier control a reference current
flowing through this resistor so that the voltage across it is equal to the Vref voltage.
DAC compensation. A 100nF ceramic capacitor must be connected between pin 52 and pin
53.
True luminance, true chrominance and inverted composite video signal outputs. These are
high impedance current source outputs. A DC path to GND must exist from each of these
pins
Positive supply input. All VDD pins must be connected.
Analog positive supply input. All AVDD pins must be connected.
Negative supply input. All GND pins must be connected.
Negative supply input. All AGND pins must be connected.
5

5 Page





VP531ECG arduino
REFSQ
SC_SYNC
REFSQ
VP531E/VP551E
2:1 mux
0 fSC
Divide by 4
Synchronous Q
Counter
RESET
1 Input to
Genlocking
Block
FSC4_SEL
(register bit)
1/ f SC_SYNC
t PWH; SC_SYNC
tSU; SC_SYNC
SC_SYNC
t HD; SC_SYNC
Q
Figure 4 REFSQ and SC_SYNC input timing
Pixel Data Input (PD[7,0])
Sample Number
1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450
Y719 $FF $00 $00 $XY
ANCILLARY DATA...
EAV SEQUENCE
t SU; PD
t PWL; PXCK
PXCK Input (27MHz)
t PWH; PXCK
t HD; PD
t DUR; PAL_ID
t SU; PAL_ID
t HD; PAL_ID
D7 Input (PAL_ID)
PAL_ID Stable
Figure 5 PAL_ID input timing
11

11 Page







PáginasTotal 16 Páginas
PDF Descargar[ Datasheet VP531ECG.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
VP531ECGNTSC/PAL Digital Video EncoderMitel Networks Corporation
Mitel Networks Corporation
VP531ECGGP1NNTSC/PAL Digital Video EncoderMitel Networks Corporation
Mitel Networks Corporation

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar