DataSheet.es    


PDF X76F128WE Data sheet ( Hoja de datos )

Número de pieza X76F128WE
Descripción Secure SerialFlash
Fabricantes Xicor 
Logotipo Xicor Logotipo



Hay una vista previa y un enlace de descarga de X76F128WE (archivo pdf) en la parte inferior de esta página.


Total 17 Páginas

No Preview Available ! X76F128WE Hoja de datos, Descripción, Manual

128K
X76F128
16Kx8+64x8
Secure SerialFlash
FEATURES
• 64-bit Password Security
—Five 64-bit Passwords for Read, Program
and Reset
• 16384 Byte+64 Byte Password Protected Arrays
—Seperate Read Passwords
—Seperate Write Passwords
—Reset Password
• Programmable Passwords
• Retry Counter Register
—Allows 8 tries before clearing of both arrays
—Password Protected Reset
• 32-bit Response to Reset (RST Input)
• 64 byte Sector Program
• 400kHz Clock Rate
• 2 wire Serial Interface
• Low Power CMOS
—2.7 to 5.5V operation
—Standby current Less than 1µA
—Active current less than 3 mA
• High Reliability Endurance:
—100,000 Write Cycles
• Data Retention: 100 years
• Available in:
—SmartCard Module
—TQFP Package
DESCRIPTION
The X76F128 is a Password Access Security Supervisor,
containing one 131072-bit Secure SerialFlash array and
one 512-bit Secure SerialFlash array. Access to each
memory array is controlled by two 64-bit passwords.
These passwords protect read and write operations of
the memory array. A separate RESET password is used
to reset the passwords and clear the memory arrays in
the event the read and write passwords are lost.
The X76F128 features a serial interface and software
protocol allowing operation on a popular two wire bus.
The bus signals are a clock Input (SCL) and a bidirec-
tional data input and output (SDA). Access to the device
is controlled through a chip select (CS) input, allowing
any number of devices to share the same bus.
The X76F128 also features a synchronous response to
reset providing an automatic output of a hard-wired 32-bit
data stream conforming to the industry standard for
memory cards.
The X76F128 utilizes Xicor’s proprietary Direct WriteTM
cell, providing a minimum endurance of 100,000 cycles
and a minimum data retention of 100 years.
Functional Diagram
CS
SCL
SDA
INTERFACE
LOGIC
RST
©Xicor, Inc. 1994, 1995, 1996 Patents Pending
7052 10/7/97 T0/C0/D0 SH
CHIP ENABLE
DATA TRANSFER
ARRAY ACCESS
ENABLE
PASSWORD ARRAY
AND PASSWORD
VERIFICATION LOGIC
RESET
RESPONSE REGISTER
1
16K BYTE
SerialFlash ARRAY
ARRAY 0
(PASSWORD PROTECTED)
64 BYTE
SerialFlash ARRAY
ARRAY 1
(PASSWORD PROTECTED)
RETRY COUNTER
7052 FM 01
Characteristics subject to change without notice

1 page




X76F128WE pdf
X76F128
PROGRAM OPERATIONS
Sector Programming
The sector program mode requires issuing the 8-bit write
command followed by the password, password Ack com-
mand, the address and then the data bytes transferred
as illustrated in figure 4. Up to 64 bytes may be trans-
ferred. After the last byte to be transferred is acknowl-
edged a stop condition is issued which starts the
nonvolatile write cycle.
Figure 4. Sector Programming
SDA S
COMMAND
Write
Password
7
If ACK, Then
Password Matches
ACK POLLING
COMMAND
S
Write
Password
0
Wait tWC
OR
Repeated
ACK Polling
Command
Data 0
...
Data 63
Wait tWC
S Data ACK Polling
7052 FM 07
5

5 Page





X76F128WE arduino
X76F128
AC CHARACTERISTICS
AC Specifications (Over the recommended operating conditions)
Symbol
Parameter
fSCL
fSCL
tIN(1)
tAA
tBUF
tLOW
tHIGH
tSU:STA
tHD:STA
tSU:DAT
tHD:DAT
tSU:STO
tDH
SCL Clock Frequency, X76F128
SCH Clock Frequency, X76F128–2.7
Pulse width of spikes which must be suppressed by
the input filter
SCL LOW to SDA Data Out Valid
Time the bus must be free before a new transmit
can start
Clock LOW Time
Clock HIGH Time
Start Condition Setup Time
Start Condition Hold Time
Data In Setup Time
Data In Hold Time
Stop Condition Setup Time
Data Output Hold Time
tR SDA and SCL Rise Time
tF SDA and SCL Fall Time
tSU:CS
tHD:CS
fSCL_RST
CS Setup Time
CS Hold Time
SCL Clock Frequency during Response to Reset
tSR
tNOL
tRST
tSU:RST
tLOW_RST
tHIGH_RST
tRDV
tCDV
Device Select to RST active
RST to SCL Non-Overlap
RST High Time
Response to Reset Setup Time
Clock LOW during Response to Reset
Clock HIGH during Response to Reset
RST LOW to SDA Valid During Response to Reset
CLK LOW to SDA Valid During Response to Reset
tDHZ Device Deselect to SDA high impedance
Notes: 1. Typical values are for TA = 25˚C and VCC = 5.0V
Notes: 2. Cb = Total Capacitance of one bus line in pf.
Min
0
0
50
0.1
1.3
1.3
0.6
0.6
0.6
100
0
0.6
50
20 + 0.1 x Cb(2)
20 + 0.1 x Cb(2)
200
100
200
500
2.25
1.25
1.25
1.25
0
0
0
Typ(1)
100
0.3
Max
400
250
0.9
300
300
300
400
500
500
500
Units
KHz
KHz
ns
µs
µs
µs
µs
µs
µs
ns
µs
µs
ns
ns
ns
ns
ns
kHz
ns
ns
µs
µs
µs
µs
ns
ns
ns
7052 FM T14
11

11 Page







PáginasTotal 17 Páginas
PDF Descargar[ Datasheet X76F128WE.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
X76F128WSecure SerialFlashXicor
Xicor
X76F128W-2.7Secure SerialFlashXicor
Xicor
X76F128WESecure SerialFlashXicor
Xicor
X76F128WE-2.7Secure SerialFlashXicor
Xicor

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar